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ρ Space charge density [C/cm−3]
φ Electrostatic potential [V]
φc Electrostatic potential at channel center (center potential) [V]
φfn Electron quasi-Fermi level [V]
φn Difference between Fermi level and conduction band inside
channel region at potential barrier
[V]
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xxi
φp Electrostatic potential of particular solution [V]
φs Electrostatic potential at silicon-to-oxide interface (surface
potential)
[V]
φT Difference between Fermi level in source region and intrinsic
level inside channel region at potential barrier
[V]
ϕ Electrostatic potential of Laplace solution [V]
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Acronyms
Symbol Description
ADG Asymmetric double-gate
CLM Channel length modulation
CMOS Complementary metal oxide semiconductor
CMP Chemical mechanical polishing
CPU Central processing unit
DG Double-gate
DGM Density gradient model
DIBL Drain-induced barrier lowering
EDA Electronic design automation
EI Electrostatic integrity
EOT Equivalent oxide thickness
FEM Finite-element-method
FET Field-effect transistor
GAA Gate-all-around
GCA Gradual-channel approximation
GIDL Gate-induced drain leakage
IC Integrated circuit
ITRS International technology roadmap for semiconductors
HDL Hardware description language
IFM Impedance-field method
IM Inversion mode
JAM Junctionless accumulation mode
JL Junctionless
JLT Junctionless transistor
JNT Junctionless nanowire transistor
LDD Lightly-doped drain
LSPE Lateral solid-phase epitaxy
LTO Low temperature oxide
xxii
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xxiii
MOSFET Metal-oxide-semiconductor field-effect transistor
NQS Non-quasi-static
NR Newton-Raphson
NW Nanowire
PDE Partial differential equation
PP Perturbation potential
QE Quantization effect
QG Quadruple-gate
QHO Quantum harmonic oscillator
QME Quantum mechanical effect
QS Quasi-static
QW Quantum well
UTB Ultra-thin body
RF Radio frequency
RDF Random dopant fluctuation
RSD Raised source/drain
SB Schottky barrier
SCE Short-channel effect
SEG Selective epitaxial growth
SDG Symmetric double-gate
SOI Silicon on insulator
TCAD Technology computer aided design
TG Triple-gate
VLSI Very-large-scale integration
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CHAPTER 1
Introduction
The continuous development of very-large-scale integrated (VLSI) devices has a significant
impact on the semiconductor technology. In that field, the metal-oxide-semiconductor field-
effect transistor (MOSFET) is the most promising device, due to its good scalability, high
performance and low power consumption in standby mode. To improve the performance of the
MOSFET, its channel length has been reduced from µm to the sub 20 nm region during the
past 30 years. Modern central processing units (CPUs) can therefore contain more than two
billion (US) transistors [1]. For that reason, circuit design without the help of device simulators,
which for example use the finite element method (FEM) and circuit simulators like SPICE [2]
or ELDO [3] has become impossible nowadays.
This chapter introduces the reader to the history of the semiconductor technology, its
continuous development process, current MOSFET technologies, circuit design and the special
demands on the device modeling. In the last section of this chapter the thesis’ challenges and
its outline are discussed.
1.1 History of Semiconductor Technology
Over the past nine decades the semiconductor technology was boosted by inventions like a patent
called: "Method and Apparatus for Controlling Electric Currents", from Julius Edgar Lilienfeld
in 1926 [4]. He proposed a three-electrode structure using copper-sulfide semiconductor material,
but at this time was unable to fabricate working devices. Today his idea is formally known as
the field-effect transistor.
Later, derived from Ohl’s serendipitous discovery of the pn-junction in 1940 [5, 6], William
Shockley presented a pn-junction based transistor in 1948 [7, 8]. This device became the most
common form of rectifier used in the electronics industry and has since grown to a key element
in the design of semiconductor devices. The first bipolar junction-based transistor was then
successfully manufactured in 1951 at Bell Laboratories [9].
In 1958, Jack Kilby of Texas Instruments demonstrated the first integrated circuit (IC) and
2
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an amplifier [10]. Two years after John Atalla and Dawon Kahng fabricated working metal-oxide
semiconductor field-effect transistors and demonstrated the first successful MOS field-effect
amplifier [11], which today is one of the most common devices used in electrical circuits. In
the same year Texas Instruments introduced its first commercial device, the Type 502 Binary
Flip-Flop and in 1961, the Series 51 DCTL "fully-integrated circuit" family [12].
The complementary MOS circuit was invented by C. T. Sah and Frank Wanlass, who were
with the Fairchild R & D laboratory in 1963 [13, 14]. They showed that logic circuits, combined
of p- and n-channel MOS transistors in symmetric, complementary circuits, do not suffer from
power losses in standby mode. Today this ground-breaking concept is called CMOS technology.
A very important step in the development of integrated circuits was done by Gordon Moore
in 1965. He claimed that the number of components per chip would double every 12 months [15].
This idea was edited for publication with title: "Cramming more components onto integrated
circuits" [16]. Later in 1975 he corrected his claim by saying the number of components will
double every 24 months [17]. This prediction is commonly known as Moore’s law nowadays
and is still used as a guideline in the semiconductor industry.
The first integrated microprocessors were fabricated in 1971. One of them was Intel’s 4004,
developed by Ted Hoff and Stanley Mazor [18–20]. The device contained 2300 transistors
in a 16-pin package and can be recognized as the first commercial microprocessor available.
Compared to these days’ state-of-the-art technology, where Intel launches microprocessors
containing more than two billion (US) transistors on a single chip [1], the ongoing development
process in that area becomes clearly visible.
1.2 Current MOSFET Technologies
One of the most important challenges in recent semiconductor research is to increase the
number of devices on a single chip, the storage density of memories and to raise the speed
(clock frequency). At the same time the power consumption must be reduced to prevent
operational failures, due to self-heating problems. To stand the pace with these requirements,
which are stated by the International Technology Roadmap for Semiconductors (ITRS) [21],
the dimensions of the MOSFET are continuously shrunk (device scaling) even below 20 nm
channel length [1].
At this point, the close proximity between the source and the drain regions of such devices
reduces the ability of the gate electrode to sufficiently control the potential distribution and
the flow of current in the device’s channel region. For that reason, undesired short-channel
effects (SCEs) start to bother the device’s electrostatic characteristics immensely [22]. Like
for example, the threshold voltage roll-off due to the charge sharing effect, the subthreshold
slope degradation caused by the punch-through effect or the drain-induced barrier lowering
(DIBL) caused by the close proximity of the source and drain, resulting in a decreased barrier
formation for electron injection from source into the channel region [23]. In order to cope with
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these problems multiple-gate structures, such as the double-gate (DG), the triple-gate (TG) and
the quadruple-gate (QG) MOSFET [24, 25], which are illustrated in Fig. 1.1, were analyzed,
modeled and fabricated [26–30]. These new devices are reported to have vastly improved
electrostatic characteristics (less SCEs) compared to their single-gate counterparts, since the
increased electric field of the multiple-gates and therefore, the control of the channel by the
gates is stronger than in bulk MOSFETs [26]. This fact makes the multiple-gate MOSFET
Figure 1.1: Possible device and gate structures [26].
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5 1.3 Circuit Design and Device Modeling
an attractive candidate to improve the performance of future CMOS technology. Additionally
to SCEs, quantization effects (QEs) must be taken into account in such scaled devices if their
channel thickness ranges in the same order of magnitude as the de Broglie wavelength of the
charge carriers [31], which complicates the understanding and manufacturing of such devices
even more.
Another big challenge remaining is the fabrication of such devices at the nanometer scale.
Novel doping and ultra-fast annealing techniques are required to form the ultra-shallow and
abrupt pn-junctions in order to avoid a possible fluctuation of dopants from the source/drain
into the channel region [32]. This fact gives rise to the development of new, more simple, device
structures like the junctionless transistor [33].
The reader can find detailed information about the state-of-the-art technologies and models
of the different devices in sections 2.2 and 2.4.
1.3 Circuit Design and Device Modeling
A major challenge of nowadays circuits, which contain millions or even billions of connected
transistors, is the designing and manufacturing time and also the production costs. To reduce
both time and costs several software tools for high-level digital design, mask level synthesis,
simulation and modeling of discrete devices are available (electronic design automation (EDA)
tools). These tools enable the chip designer to analyze entire semiconductor chips. To ensure
proper function, the device or the circuit is running through a bunch of simulation cycles
until all malfunctions are eliminated. The advantage of such an EDA tool is that any possible
environment can be simulated, like: altering temperature, illumination, variations in the power
supply, the influence of statistical variations due to line-edge roughness or random dopant
fluctuation effects [34].
1.3.1 Device and Circuit Simulations
Some of the most important discrete device simulators are ATLAS [35], TCAD Sentaurus [34]
and Minimos-NT [36]. They provide the user with the ability to simulate a broad range of
fully featured 2-D and 3-D devices. These simulators incorporate advanced physical models
and robust numeric methods for the simulation of most common types of semiconductor device.
Based on a 2-D or 3-D surface or volume grid, respectively, each point on the grid is solved
with the help of a partial differential equation (PDE) solver, using certain iteration steps. If
a 3-D structure is considered, this method can take several hours or even days depending on
the applied settings for the desired accuracy for the results. For that reason, this iterative
method is not suitable for circuit simulations, wherefore compact models are commonly used to
approximate the device’s electrical and thermal behavior as accurate as possible.
Nowadays, the most famous circuit simulators are SPICE [2] and ELDO [3]. For both exist a
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wide range of different models, which take into account different physical effects. These models
can be divided into three groups [37]:
• Threshold voltage VT based models assume that the surface potential is a simple
function of input voltage Vgs: constant if Vgs > VT and linear if Vgs < VT . This results in
separate solutions for the different operating regimes and therefore, requires smoothing
functions in order to connect the regions. Such models were successfully used in BSIM3
[38], BSIM4 [39] and MOS Model 9 [40].
• Surface-potential-based models solve for the input equation the surface potential at
the two ends of the device’s channel. The terminal charges, the current and its derivatives
are then calculated from the solution of the surface potential. Examples are the SP model
[41], MOS Model 11 [42], HiSIM [43–46] and PSP [47, 48].
• Charge-based models find the density of the inversion charge at the two ends of the
device’s channel and express the model outputs in terms of these charge densities. The
conductance and the capacitances are directly derived from the calculated charge densities.
Examples for such models are the EKV [49], ACM [50] and BSIM5 [51] and BSIM6 [52]
model.
1.3.2 Properties of Models for Circuit Simulators
Generally, compact models for circuit simulations should describe the electrical behavior of the
transistor in all operating regimes as good as possible. The compact models can be separated
into three categories [22, 53, 54]:
• Physical-based models only use physics-based equations to describe the behavior of
the transistor. Such models have the advantage that even downscaled devices can be
described. In literature, physics-based models without empirical parameters are often
introduced to describe the behavior of long-channel devices or single electrical device
characteristics, like threshold voltage and subthreshold slope.
• Numerical-fit models use mathematical expressions without any relation to the physics
of the device. By introducing many fitting parameters, the expression is fit to the result
from the simulation. On the one hand, this process is technology independent, but on
the other hand this approach gives no physical insight into the behavior of the device.
Additionally, the model validity outside the data range is uncertain.
• Empirical-based models represent a combination of the physical-based and numerical-
fit models. In addition to the physical equations, numerical fitting parameters are added.
This reduces the complexity of the model in order to enhance its performance. However,
the disadvantage, due to the fitting parameters, is the reduced ability to predict the
transistors behavior when the device physics are changed.
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It should be clarified that a compact model, to be used in a circuit simulator, should always
meet the following requirements [22, 55]:
• High accuracy in order to properly predict the electrical behavior of the transistor over
all regions of device operation.
• Not only being accurate, but simple as well (trade-off between accuracy and simplicity).
• To avoid convergence problems, the drain current expressions must prove continuity in
its derivative of first-order (for analog applications up to third-order).
• A single model should fit all device sizes used in state-of-the-art design practice.
1.4 Challenges and Outline of Thesis
In this thesis the main focus is on the development of an analytical, physics-based and predictive
compact model for nanoscale multiple-gate MOSFETs, which should be derived in closed-form
to be suitable for circuit simulators. The investigated devices are the standard inversion mode
(IM) MOSFET and a new device concept called junctionless (JL) MOSFET. The main scientific
objectives are:
• Development of a complete DC model for nanoscale multiple-gate MOSFETs (1-D, 2-D
and 3-D MOSFET structures). The model must be derived in closed-form in order to be
suitable for circuit simulators. If possible, fitting parameters should be avoided.
• Based on the solutions obtained from the DC model, a charge-based AC model should be
derived by using the Ward-Dutton partition method [56].
• Since downscaling does not only affect the device’s channel length, quantization effects
must be taken into account when the channel thickness is scaled below 10 nm [31].
• Verification of the developed model versus TCAD simulation data. Additionally, the
3-D model is to be compared versus measurement data of nanoscale triple-gate nanowire
(TG-NW) MOSFETs.
Briefly, the physics-based model for the potential is derived with the help of Poisson’s equation
and the conformal mapping technique by Schwarz-Christoffel [57]. From this closed-form
solution, simple equations for the calculation of the threshold voltage VT and the subthreshold
slope S are derived. By using Lambert’s W-function and a smoothing function to model the
transition between the device’s different operating regimes, a unified charge density model
valid in all regions of device operation is developed. A modified drain current expression is
presented and a dynamic model is derived based on the calculated charge densities inside the
device. The dependencies between the physical device parameters and their impact on the
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device performance are worked out. Important device characteristics such as threshold voltage
VT , drain-induced barrier lowering (DIBL), subthreshold slope S and the Ion/Ioff ratios are
addressed and discussed. Additionally, symmetry around Vds = 0 V and continuity of the drain
current Ids at derivatives of higher-order (up to third-order) are in focus of this work.
To stand the pace with recent ITRS [21] requirements for future CMOS technology, we,
among other things, will target extremely scaled devices with a minimum channel length of
16 nm and thicknesses down to 3 nm. At this point quantization effects (QEs) play an important
role, whereby in the case of a junctionless device, the modeling of QEs differs from their
common treatment in inversion mode devices and therefore, requires some special attention.
A performance comparison between the inversion mode and the junctionless MOSFET is
performed. Finally, an extension for 3-D triple-gate nanowire devices is presented and discussed.
Throughout the thesis, intermediate results such as electrostatics and drain current are verified
versus TCAD simulations and measurement data.
In chapter 2 the basics of the inversion mode and the junctionless MOSFET are detailed, as
well as their operation principles. A complete overview of the state-of-the-art technologies and
models is presented to the reader.
Poisson’s equation and the complex potential theory are discussed in chapter 3. The conformal
mapping technique by Schwarz-Christoffel [57] and the required potential transformation are
addressed. The decomposition strategy of Poisson’s equation and the solution of Poisson’s
integral in the upper half of the w-plane are discussed.
In chapter 4 the development of the 2-D compact DC model for the inversion mode and
junctionless MOSFET is presented. This means the voltages applied at the terminals of the
device remain constant and do not vary with time. The chapter contains explanations about the
introduced model simplifications and the usage of the conformal mapping technique. A detailed
description of how the 2-D potential is derived in closed-form is presented. The electrical
model parameters, the unified charge density model and the new drain current expression are
presented followed by extensively verifications versus TCAD simulation data.
In chapter 5 a dynamic model (AC model), which is applicable when the device terminal
voltages are varying with time, is developed. Based on the DC model, the quasi-static assumption
and by using the Ward-Dutton linear charge partition scheme, the total charges at gate, source
and drain are derived. The intrinsic capacitances are then readily obtained from these total
charges. The extrinsic capacitances are modeled separately, whereby the bias dependence of
the gate overlap and the inner fringing capacitance is inherently included. The AC model is
finalized by adding an expression for the outer fringing capacitance. The model is compared
against TCAD simulation data.
Carrier quantization effects in both inversion mode and junctionless MOSFETs are mod-
eled and investigated in chapter 6. The performance of both device types is compared and
summarized.
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9 1.4 Challenges and Outline of Thesis
Chapter 7 comprises the development of an extension to account for 3-D effects in triple-gate
MOSFET structures. The enhanced model is explained step by step and verified versus 3-D
TCAD data and additionally, versus measurement data of nanoscale junctionless triple-gate
nanowire MOSFETs. Finally, an overall conclusion is drawn in chapter 8.
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CHAPTER 2
MOSFET Basics
This chapter comprises a detailed description of the MOSFET’s operation principle, state-of-
the-art technologies and modeling approaches. The main focus is on the standard inversion
mode (IM) and the junctionless (JL) MOSFET in double-gate configuration (2-D structures),
whereby an extension for triple-gate devices (3-D structures) is presented and discussed in
chapter 7. Figure 2.1 schematically depicts these 2-D and 3-D device structures.
Figure 2.1: (a) Longitudinal cross-section of the IM DG and JL DG MOSFET showing its
physical device dimensions and doping profiles. Na/d is the channel doping concentration of the
IM and JL device, respectively. Nsd is the source/drain doping concentration. (b) Illustration of
the triple-gate structure. The gate surrounds the device’s channel region from three sides. The
red lines represent the source, drain and gate electrodes, respectively.
2.1 Operation Principle of Inversion Mode MOSFETs
The conventional MOSFET can be considered as an active device commonly used to construct
integrated circuits. The device consists of different materials such as poly-Si, or aluminum
for the gate, SiO2 as insulator (or high-k materials) and two n- and one p-doped regions
(n-MOSFET) forming the so called pn-junctions. Generally, the inversion mode MOSFET has
three operating states [22]. For a better understanding, the corresponding band diagrams are
10
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detailed in Fig. 2.2.
• Accumulation mode: if a negative or a very low gate-source voltage Vgs is applied (Fig.
2.2(a)). Negative charge is on the gate and positive charged holes are accumulated beneath
the gate. Under this condition no flow of current can be observed. At a certain Vgs the
band structure is flat. This voltage is referred to as the flat-band voltage Vfb.
• Depletion mode: if Vgs < VT and Vds 6= 0 is valid, where VT is the threshold and Vds the
drain-source voltage, a negative charge is build up at the silicon surface. This charge is
called depletion charge. Under this condition the only flow of current is a leakage current
(Fig. 2.2(b)).
• Inversion mode: if Vgs > VT and Vds 6= 0 holds, a conducting channel with a negative
mobile charge is formed beneath the gate. This channel is often referred to as the inversion
channel. With increasing Vds, a current Ids will flow from the source to the drain region,
due to the carriers nature of diffusion. If Vgs > VT and Vds > Vdsat , where Vdsat is the
saturation voltage (= Vgs − VT ), the device operates in strong inversion (Fig. 2.2(c)).
The assumption that the variation of the electric field in the x-direction (along the channel) is
much less than the corresponding variation of the electric field in the y-direction (perpendicular
to the channel) is called the gradual-channel approximation (GCA) [22]. If the GCA is valid
along the whole length of the channel, then the drain current Ids can be expressed as [58]:
Ids = µ
Wch
Lg
Vd∫
Vs
Qm dV, (2.1)
where Wch is the device’s width and Qm the mobile charge density (per unit area). Thus, to
calculate the drain current one needs to calculate Qm first. This calculation is content of section
4.5.
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Figure 2.2: Band diagram from gate to gate of the inversion mode DG MOSFET shown in
Fig. 2.1, with Na as the channel doping concentration. Ec is the conduction and Ev the valence
band. Ef,Si, Ef,m and Ei are the Fermi level of silicon, Fermi level of gate and intrinsic level,
respectively. The device operates in: (a) accumulation, (b) depletion and (c) strong inversion
region.
2.2 State-of-the-Art - Inversion Mode MOSFETs
Models for Undoped Devices
Mostly, the models presented in literature ignore the effects which occur in relation with high
channel doping concentrations. Instead, they refer to undoped or lightly doped devices for the
following reasons [59], [60]:
• Undoped devices can avoid the dopant fluctuation effect, which contributes to the variation
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of the threshold voltage and the drive current.
• Undoped devices can enhance the carrier mobility owing to the absence of depletion
charges (which significantly contributes to the effective electric field, thus degrading the
mobility and the drain current).
In [61] a one-dimensional analytic model for undoped symmetric and asymmetric DG
MOSFETs is derived by incorporating only the mobile charge term in Poisson’s equation.
In addition, a capacitance model was derived. An advanced continuous, analytical model
for the drain current was proposed by the same group [62]. It is derived from closed-form
solutions of Poisson’s equation and the current continuity equation without the charge-sheet
approximation, whereby the drain current is derived by using Pao-Sah’s integral. A long-channel
model for the same device, which also accounts for volume inversion in the subthreshold region
is detailed in [63]. The resulting analytical expressions of the drain current, terminal charges,
and capacitances are continuous in all operation regions.
A design oriented charge-based model for undoped symmetrical DG MOSFETs was presented
in [58]. They emphasize a link between their approach and the EKV formalism derived for bulk
MOSFETs, which leads to a unique gm/Id design methodology for DG architectures.
An analytical, explicit and continuous-charge model for undoped symmetrical DG MOSFETs
was presented in [64]. Based on an unified-charge control model derived from Poisson’s equation
it is valid from below to well above threshold voltage. The transition between the different
regimes is smoothed. The drain current, charges and capacitances are written as continuous
explicit functions of the applied bias. Different device setups were tested.
In [65] a compact quantum model for both the electrostatic potential and electric charge in
thin-film symmetric DG MOSFETs with undoped body was presented. As a novelty, both the
resulting potential and charge have explicit expressions on bias and geometrical parameters.
A comparison of the model has been performed versus self-consistent numerical solutions of
Schroedinger-Poisson equations.
In [66] the electrical properties of the DG MOSFET were investigated. A compact model
which accounts for charge quantization within the channel, Fermi statistics, and non-static
effects in the transport model was worked out.
In [67] quantum effects have been incorporated in an analytic potential model for DG
MOSFETs. From extensive solutions to the coupled Schroedinger and Poisson equations,
threshold voltage shift and inversion layer capacitance were extracted as closed-form functions
of silicon thickness and inversion charge density.
The comparison of all these models versus numerical simulation data - obtained from TCAD
Sentaurus (Synopsys) [34], or ATLAS (Silvaco) [35] - showed a good match. However, the
discussed models are mostly valid for long-channel considerations and can therefore not be used
to predict the electrostatics of nowadays device structures. In addition, due to technological
constraints in real devices, one always faces the problem of having dopants inside the channel
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region, which influence the device’s electrostatic behavior. Dopants can cause a threshold
voltage shift, worsen the subthreshold slope and reduce the carrier mobility [68]. Hence, an
urgent task is the development of compact models, which are able to predict the electrostatic
behavior of such, especially, short-channel devices.
Models for Doped Devices
High channel doping concentrations are generally used to reduce the depletion width and
therefore, to reduce short-channel effects in MOSFETs. Also the threshold voltage is adjusted
by using additional implants in the device’s channel region. However, doping the MOSFET’s
channel region produces several side effects regarding its performance. These effects are all the
more different when considering long- or short-channels. Therefore, the most important effects
will be pointed out, considering an n-MOSFET.
• Long-channel devices: the major effect is the increase of the threshold voltage as the
doping level increases. At low doping levels, the threshold voltage shift (∆VT ) is linear
dependent on the doping level. At high doping concentrations the device becomes partly
depleted. Under this condition ∆VT is no longer a linear function of the doping level.
Also, the subthreshold slope is affected by the doping. First, in subthreshold region it
remains unchanged, but starts to deteriorate (degrades) when the doping reaches a certain
level [68].
• Short-channel devices: high doping can impact the threshold voltage, the subthreshold
slope and the DIBL. When the doping is high, the carrier mobility is strongly degraded
by the additional dopants inside the channel region. Another effect is the increase of the
normal electric field component caused by depletion charges, thus decreasing the carrier
mobility [68]. Also, high doping concentrations cause band-to-band tunneling from the
body to the drain, which can be a significant source of leakage current [69]. In addition,
body doping gives rise to a discrete dopant fluctuation effect, which might contribute to
another threshold voltage variation [70].
For these reasons different models, which include the effect of high channel doping concen-
trations, are discussed. A model for the calculation of the electrostatic potential was presented
in [71]. The semiconductor body was described by a complete 1-D Poisson equation with
the contributions of electrons, holes, acceptor and donator charge. After some calculations, a
relation between the surface and center potential was obtained. The potentials were calculated
using the Newton-Raphson (NR) method for a given electron quasi-Fermi potential, whereby
the continuous bulk surface potential solution was used as the initial guess. A loop continued
until convergence.
Analytical expressions to model the surface and center potential as a function of silicon layer
impurity concentration, gate dielectric thickness, silicon layer thickness and applied voltages
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in DG MOSFETs were discussed [72]. The doped silicon layer’s doping concentration ranged
between 1 · 1014 and 3 · 1018 cm−3. The threshold voltage was calculated using the derived
expressions for the potential.
A continuous compact model for the drain current, including short-channel effects and carrier
quantization in DG MOSFETs was developed in [73]. The model was adapted to ultra-scaled
devices, with short channel lengths and ultra-thin silicon films. The drain current model was
supplemented by a node charge model and the resulting DG model was successfully implemented
in Eldo IC analog simulator.
In [23] several approximations were used to derive analytical solutions of Poisson’s equation
for doped and undoped devices. The need for self-consistency with Schroedinger’s equation
and with the current continuity equation resulting from the transport models was addressed.
Techniques to extend the compact modeling to the high-frequency regime to study the RF
performance, including noise, was presented.
An analytical, continuous model for highly-doped DG SOI MOSFETs, targeting the electrical
simulation of baseband analog circuits, was presented in [74]. A unified charge control model
was derived for the first time for doped DG transistors. It’s validity was confirmed from below
to well above threshold voltage, whereby small-signal parameters were also obtained from the
model.
Another approach to calculate the channel potential of doped DG MOSFETs was shown
in [75]. It is called the equivalent-thickness concept. Considering a long-channel device, the
doping in the channel was converted to an equivalent silicon thickness. From the expressions
for the potential a complete model for the drain current was obtained. The disadvantage of this
model is that, it is only valid until the semiconductor becomes almost undepleted and it is not
valid when operating near flat-band voltage, because then impurities are no longer fully ionized.
A 2-D surface potential-based model for fully-depleted symmetrical DG strained-Si MOSFETs
was proposed in [76]. The parabolic potential approximation was utilized to solve 2-D Poisson’s
equation in the channel region. The model incorporates the effect of both positive as well as
negative interface charges.
All presented models were validated using rigorous numerical or experimental measurements
for different device setups, several DG structure dimensions and applied voltages. The models
were shown to be in good agreement compared to the reference data. However, some of the
presented models only show solutions for the potential in these devices and no analytical
expressions for the drain current. Others are valid from below to above threshold voltage, but
concentrate on 1-D solutions. Only in [23] a review on an IM DG MOSFET model, which is
also valid for short-channel devices, is presented. Nevertheless, in this review and the original
work from [77], no higher derivatives of the current (up to third-order) are shown and no
symmetry-test [78] is performed. Both are important criteria for a compact model and must
be fulfilled to ensure proper functionality when the model is being implemented into a circuit
simulator.
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Technologies
In this part, current device technologies for the inversion mode DG MOSFET are presented. In
general, this device can be fabricated using a planar or non-planar technology [60], whereby
the fabrication process is not straight forward.
• Planar structures: advantage of better channel thickness uniformity, because the film
thickness on the plane of the wafer has the best uniformity and controllability. Anyway,
planar structures suffer from a difficult fabrication of a back-gate with thin gate dielectric.
In addition, the access of the bottom gate from the top surface, for device wiring,
complicates the fabrication and could have negative impact on the device density.
• Non-planar structures: easier access and formation of both gates on crystalline channels
with thin gate dielectrics. Uniformity of the channel might be worse than in planar
devices, since the channel thickness is defined by lithography and patterning techniques
(e.g. reactive ion etching).
A manufacturing process of a planar IM DG structure was processed in [79], which is now
shortly reviewed step by step. Figure 2.3(a) illustrates the etching of the 190 nm SOI layer
and part of the BOX to form the 300 nm deep trench; (b) depositing a 20 nm Si3N4 and
400 nm low temperature oxide (LTO) and planarizing the surface, using chemical mechanical
polishing (CMP); (c) removing Si3N4 on the surface in hot H3PO1, depositing a layer of 150 nm
amorphous silicon, implanting high dose Si and Ge ions and furnace annealing at 600◦C for
8 hours; (d) depicts thinning down the crystallized film to 100 nm, defining the crystallized
layer and removing the dummy oxide and Si3N4 under the channel region; (e) growing 110 A˚
gate oxide, depositing 250 nm in-situ phosphorus-doped poly-silicon gate and defining the gate;
(f) depositing 500 nm LTO, opening contact, metal sputtering and patterning. The fabricated
n-MOS transistors provided good device characteristics including high drive currents, steep
subthreshold slopes and high Ion/Ioff ratios. The devices also had better threshold voltage roll-
off characteristics and DIBL effects compared to their conventional single-gate counterparts. It
can be stated that, the lateral solid-phase epitaxy (LSPE) process is very simple and compatible
with bulk CMOS technology and it can be used directly in mixed bulk/SOI circuits as well as
3-D stacked circuits, which might be of great importance in view of the future semiconductor
technology.
A manufacturing process for a non-planar IM DG MOSFET was presented by Jakub
Kedzierski et. al. [80], which is now reviewed. They fabricated DG FinFETs with symmetric
(SDG) and asymmetric (ADG) poly-silicon gates. The symmetric gate devices showed drain
currents competitive with conventional, bulk silicon technologies. The asymmetric gate devices
obtained |VT | ∼ 0.1 V, with off-currents less than 100 nA/µm at Vgs = 0 V. The SDG started
on SOI wafers with a 65 nm thick Si-layer topped by a 50 nm oxide hard mask. The fin layer
was defined using optical lithography and a hard mask trimming technique. The gate stack
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consisted of a 1.6 nm thermal gate oxynitride, an undoped poly-silicon gate and an oxide hard
mask. Extension regions were implanted at a high tilt angle of 45◦, with 4 different wafer
twists. Following spacer formations, the source/drain regions of some of the SDG devices were
expanded using a selective epitaxy growth (SEG) raised source/drain (RSD) process. The
fabricated devices demonstrated drive currents rivaling conventional bulk and SOI, as well as
that of current double-gate devices.
Figure 2.3: Major fabrication steps for the planar IM DG MOSFET using the LSPE process
[79].
2.3 Operation Principle of Junctionless MOSFETs
Junctionless transistors (JLTs), also called gated resistor or vertical-slit FET, are new candidates
to handle upcoming manufacturing problems related to abrupt pn-junctions in state-of-the-art
CMOS technology. Many research groups are focusing on this not long ago presented device
concept as it might become a breakthrough to the frontiers of nanoscale MOSFETs.
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The first work on JLTs was done by J.-P. Colinge et. al. [33]. They presented a simulation
study showing a device, which indicated the advantages of leaving pn-junctions in future CMOS
technology behind. More work on this new concept was done by [32, 81, 82], including a detailed
description of the JLTs operation principle. In general, this device is heavily doped (the type
of doping in the channel region is the same as in the source/drain regions), has no junctions,
no doping concentration gradients and provides full CMOS process compatibility. The JLT
is turned on when operating at flat-band condition and turned off by complete depletion of
its channel region, which is caused by the workfunction difference between the gate material
and the doped channel region of the JLT. Therefore, the cross-section of the device must be
small enough in order to deplete its channel region. It was shown that improved electrostatic
characteristics such as reduced SCEs, an excellent subthreshold slope, low leakage currents,
high Ion/Ioff ratios, a low DIBL and less variability are key benefits of JLTs [32, 33, 81–85].
In contrast to conventional inversion mode MOSFETs, where a current flow in a conducting
channel at the silicon-to-oxide interface (surface conduction) prevails, in JLTs the bulk current
(volume conduction) is a conduction mechanism that cannot be neglected - indeed it is dominant
in the subthreshold and near threshold regime. Worries about degraded mobilities, due to
the high doping concentration in JLTs were shown to be less significant, since the almost zero
electric field in the center of their channel is beneficial to the carrier mobility. Additionally,
straining techniques could be applied to enhance the carrier mobility further [32].
Similar to the inversion mode MOSFET the junctionless transistor has different operating
regimes, which are depicted in Fig. 2.4 and Fig. 2.5 for an n-channel device.
• Depletion mode: if Vgs < VT the channel is fully depleted and the device is turned off
(off-state, Fig. 2.4(a)).
• Bulk current mode: if VT < Vgs < Vfb the channel is partly depleted and a small bulk
current starts to flow in the middle of the channel (from source to drain, Fig. 2.4(b)).
• Flat-band mode: if Vgs = Vfb the device operates in flat-band mode (Fig. 2.4(c)). The
channel region of the device is now completely neutral. Under this bias condition the
JLT is fully turned on. The dominant conduction mechanism is a bulk current (volume
conduction; on-state).
• Accumulation mode: occurs for Vgs > Vfb. Charge carriers are accumulated beneath
the silicon-to-oxide interface. This is not suitable for optimum device operation, since
the accumulated charges face the problem of surface roughness scattering at the oxide
interface, which reduces the mobility of the carriers and hence the maximum output
current (surface conduction, Fig. 2.4(d)).
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Figure 2.4: (a) For Vgs < VT the device operates in depletion mode and the device is turned
off. (b) VT < Vgs < Vfb is called bulk current mode. (c) Vgs = Vfb is the flat-band mode,
where the device is fully turned on. (d) Vgs > Vfb is referred to as the accumulation mode. The
source/drain regions are not shown to simplify matters.
Figure 2.5: Band diagram from gate to gate of the junctionless DG MOSFET shown in Fig.
2.1, with Nd as the channel doping concentration. The device operates in: (a) depletion, (b)
flat-band and (c) accumulation mode.
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It is important to note that the transition from the depletion to the accumulation mode
creates two distinct slopes in the charge-voltage (dQm/dVgs) characteristics and therefore,
results in two different effective gate capacitances (per unit area) Ceff and Cox, respectively
[86]. Ceff = (1/Cox + 1/Cdep)−1 represents the effective gate capacitance in depletion with
Cdep = (4 εSi/Tch) as the depletion capacitance, whereby εSi is the permittivity of silicon. This
effect must carefully be taken into account when modeling the physics of the JLT.
As in the case of an inversion mode MOSFET the drain current can be calculated assuming
that the GCA is valid and by expressing the current as a function of the mobile charge carriers
(per unit area). However, in junctionless MOSFETs the drain current must be derived taking
into account its two main important operating modes (volume and surface conduction). This
results in separate expressions for the current in depletion and accumulation. The developed,
new drain current expression is continuous and valid from below to well above threshold voltage
(see section 4.6).
2.4 State-of-the-Art - Junctionless MOSFETs
1-D Models
A very important task is the development of models to describe the behavior of JLTs in a
physical manner. Different models and approaches were published, which warrant a discussion.
In [86] a compact model for the JL DG MOSFET valid in all operating regimes was presented.
Their approach led to simple equations compared to other models, while the high accuracy and
physical consistency was retained. The model reproduces the two discussed conduction modes
well. In order to find closed-form expression for the current, they introduce some mathematical
manipulations.
A model for junctionless nanowire FETs was proposed in [87], where the current is calculated
in the separated operating regimes and then superposed. The device variability and the parasitic
source/drain resistances were identified as the most important limitations of the JL nanowire
field-effect transistor.
An analytical model for symmetric junctionless DG MOSFETs was derived in [88]. By using
charge-based expressions, a continuous current model was derived. The occurrence of two
distinct slopes in the charge-voltage dependence, which constitutes a major difference compared
to junction-based MOSFETs, was well covered by their model. However, at this point, their
results for the current showed inaccuracies in the depletion region, whose origins were yet not
clarified.
An advanced model for the DG structure, where most parameters were related to physical
magnitudes, was shown to be in excellent agreement with the simulation data [89]. The effect
of the series resistance and the fulfillment of the requirement of being symmetrical with respect
to Vds = 0 V was discussed.
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In [90] quantum mechanical effects (QMEs), which are obtained under two different quantum
confinement conditions, were included. It was shown that the quantum confinement is higher
in JL than in IM DG MOSFETs, regardless of the channel thickness. Nevertheless, this model
is only valid in the subthreshold regime.
A physics-based model for the UTB SOI-FET, which is based on an improved depletion
approximation and which provides a very accurate solution of Poisson’s equation was discussed
in [91]. A computation method of the substrate, as well as the Si-body’s lower- and upper-
surface potentials by an iterative procedure, which accounts for the backoxide (BOX) charge
and thickness and the potential drop within the substrate was presented.
The trade-off between the electrostatic control and the current drivability was evaluated
by Matthieu Berthomé et. al. [92]. The focus was on various MOSFET architectures based
on single-gate, double-gate and Gate-All-Around (GAA) transistors. The model permits a
first-order description of the drain current, the pinch-off and flat-band voltages.
A physics-based, analytical model for the drain current in junctionless nanowire transistors
(JNTs) was addressed in [93]. The proposed model is continuous from the subthreshold region
to the saturation. The derived charge density was expressed as the sum of charge densities in
two separate channel regions, which were connected by using a smoothing function later on.
[94] presents a full-range drain current model for long-channel double-gate junctionless
transistors. Including dopant and mobile carrier charges, a continuous 1-D charge model was
derived by extending the concept of parabolic potential approximation for the subthreshold and
the linear regions. Based on the charge model, the Pao-Sah integral was analytically carried
out and a continuous drain current model was obtained.
A continuous model for the drain current of junctionless cylindrical surrounding-gate Si
nanowire MOSFETs was proposed in [95]. The model is based on an approximated solution of
Poisson’s equation considering both body doping and mobile charge concentrations and did not
introduce any empirical fitting parameters.
In [96] a surface potential based model for symmetric long-channel junctionless double-gate
MOSFETs was developed. The relations between surface potential and gate voltage were
derived from effective approximations to Poisson’s equation for deep depletion, partial depletion,
and accumulation conditions. However, no closed-form expressions for the drain current were
presented.
In [97] the depletion width equation was simplified by the unique characteristic of junctionless
transistors (high channel doping concentration). From the depletion width formula, the bulk
current model was constructed using Ohm’s law. An analytical expression for subthreshold
current was derived. The model was validated for different device setups.
F. Jazaeri et. al. [98] developed a closed-form solution for trans-capacitances in long-channel
junctionless DG MOSFETs. The model was derived from a coherent charge-based model. A
complete intrinsic capacitance network was obtained, which represented an important step
toward AC analysis of circuits, based on junctionless devices. The Ward-Dutton partitioning
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principle and a cubic function were applied to derive the model for the trans-capacitances.
R. D. Trevisoli et. al. were focusing on the threshold voltage in JNTs and presented some
analytical models for their description and an extraction method in [99] and [100], respectively. A
simple modification to account for QMEs in such devices was included. The corner capacitances
were addressed in their work, as well as temperature effects on the threshold voltage. The
model was compared versus numerical and experimental data.
Yuan Taur et. al. discussed the on-off charge-voltage characteristics and dopant number
fluctuation effects in JL DG MOSFETs in [101]. A first-order analytic expression showed that
the one-sigma threshold fluctuation is proportional to the square root of doping concentration.
They stated that the effect of dopant number fluctuations on the threshold voltage is a serious
problem in JL devices, due to the high channel doping concentration.
A. Cerdeira et. al. presented a new charge-based analytical compact model for symmetric
double-gate junctionless transistors [102]. The model is physics-based and considers both
the depletion and accumulation operating conditions including the series resistance effects.
Additionally, a symmetry test around Vds = 0 V was performed.
So far, all mentioned models are only valid for long-channel devices (1-D), which clearly
indicates the need for an analytical, physical compact model valid for short-channel JL devices
as well.
2-D Models
Recently, some 2-D models were published for different device geometries. An analytical
subthreshold behavior model for junctionless cylindrical surrounding gate MOSFETs was
developed in [103], whereby 2-D Poisson’s equation was solved in cylindrical coordinates. The
subthreshold characteristics were investigated in terms of the channel’s electrostatic potential
distribution, subthreshold current and slope.
A 2-D semi-analytical solution for the electrostatic potential valid for junctionless symmetric
DG MOSFETs in subthreshold regime was proposed by A. Gnudi et. al. [104]. It is based
on the parabolic approximation for the potential and therefore, removed previous limitations.
A semi-analytical expression for the current was derived. Relevant SCEs, such as threshold
voltage roll-off, DIBL and inverse subthreshold slope were evaluated.
In [105] an analytical threshold voltage model for a junctionless DG MOSFET with localized
charges was developed. It was derived from 2-D Poisson’s equation using the parabolic potential
approximation. Threshold voltage dependencies on various device parameters were worked out
and analyzed.
R. D. Trevisoli et. al. [106] proposed a drain current model for triple-gate n-type JNTs. First,
the 2-D Poisson equation was used to obtain the effective surface potential for long-channel
devices, which was used to calculate the charge density along the channel and the drain current.
The solution of the 3-D Laplace equation was then added to the 2-D model in order to account
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for the SCEs. To obtain the drain current including SCEs, the surface potential was recalculated
for a modified gate voltage (iteration).
In 2014 Guangxi Hu et. al. [107] published a paper, where they present an analytical model
for the electric potential, threshold voltage and subthreshold swing of junctionless surrounding-
gate transistors. They solved the 2-D Poisson equation in a manner that the gradual-channel
approximation is not needed.
The models presented in [103–105] and [107] are only valid in subthreshold region and
do therefore, not properly describe the complete device behavior. In [106] a complete 2-D
model was presented. However, their modeling approach requires iterations, they do not show
derivatives of higher-order of the drain current and they do not perform a symmetry-test.
Similar to inversion mode devices, both tests must be addressed in a full compact model.
Technologies
A complete fabrication process of a junctionless multiple-gate MOSFET was detailed in [81],
which is briefly reviewed here considering an n-channel transistor. The devices were made on a
standard SOI wafer. The SOI layer was thinned down to 10−15 nm and patterned into nanowires
using an e-beam lithography. After performing the gate oxidation, an ion implantation was used
to dope the devices uniformly n+ with a concentration of 1− 2 · 1019 cm−3. A p+ poly-silicon
gate was used. No additional source/drain implants were used after patterning the gate. The
oxide was deposited and etched to form contact holes and a TiW +Al metalization completed
the process. The nanowires were fabricated with thicknesses ranging from 5 to 10 nm, a width
ranging from 20 to 40 nm and a gate oxide thickness of 10 nm. Similar devices with additional
source/drain implants were also fabricated to reduce the parasitic access resistances, which
improved the drain current.
J.-P. Colinge et. al. [82, 84] found that the JNT has very small short-channel effects, high
drive currents and a lower input gate capacitance compared to inversion mode devices, which
increases its switching speed. The perspectives for CMOS logic was addressed in [32]. These
devices offer full CMOS functionality, but contain no junctions or doping gradients and are
therefore, much less sensitive to thermal budget issues than regular CMOS devices.
R. T. Doria et. al. [85] presented the evaluation of the analog properties of n-MOS JL
multiple-gate transistors. The study was performed for devices operating in saturation as
single transistor amplifiers, whereby the dependence of the analog properties on fin width and
temperature was taken into account. JL devices were shown to have both larger Early voltage
VEA and intrinsic voltage gain AV than IM devices of similar dimensions. They found that,
VEA and AV were always improved in JL devices when the temperature was increased, whereas
IM devices present a maximum value at room temperature. In addition, the JL device was able
to provide a constant drain current over a wide temperature range, unlike IM devices, where
a degradation of Ids results when maintaining a fixed gm/Ids value when the temperature is
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increased. It can be pointed out that JL devices presented better analog properties than their
inversion mode counterparts in low-moderate frequencies of operation. The JL transistor was
therefore encouraged to be applied mainly in baseband current-biased circuits.
Other groups dedicated their work to the impact of the series resistances in the current-
voltage characteristics of JNTs and its dependence on the temperature [108]. A low-temperature
electrical characterization of JL transistors was done by [109]. The electron mobility in
heavily doped junctionless nanowire SOI MOSFETs was investigated in [110] and the electrical
characteristics of JNTs at a channel length of 20 nm were studied in [111]. A parameter
extraction methodology for electrical characterization of JLTs was presented in [112]. The
impact of substrate bias on the steep subthreshold slope in junctionless multiple-gate FETs
was subject of [113]. An investigation of the zero temperature coefficient in JNTs was done by
R. D. Trevisoli et. al. [114] and a comparison of manufactured junctionless versus conventional
triple-gate transistors with channel lengths down to 26 nm was performed in [115]. Also, the
variability of the drain current, induced by random doping fluctuation, of junctionless nanoscale
double-gate transistors was intensively investigated by Gino Giusi et. al. [116]
In 2014, Changjin Wan et. al. [117] presented a study where the junctionless transistor was
applied in the field of associative learning in neuromorphic engineering. Indium-zinc-oxide based
electric-double-layer junctionless transistors gated by nanogranular SiO2 proton conducting
electrolyte films were proposed. They found out that such proton conductor gated transistors
with associative learning functions are promising candidates in neuromorphic circuits.
For the first time, III-V junctionless transistors were experimentally demonstrated in [118].
The source/drain resistances and the thermal budget were minimized by using metal-organic
chemical vapor deposition instead of an implantation process. The fabricated devices exhibited
very good gm linearity at low biases, which is favorable for low-power RF applications.
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CHAPTER 3
Mathematical Basics
The steady miniaturization and its related new multidimensional effects in state-of-the-art
MOSFET structures, which mainly occur due to the inhomogeneous electric field within these
devices, are reasons for the permanent development of new physics-based, mathematical and
analytical models. In this thesis, in order to find closed-form expressions for the electrostatics
inside the channel and oxide regions of the MOSFET, the complex potential theory and the
conformal mapping technique are applied to solve the related partial differential equations
(PDEs). This section is mainly based on references [57] and [119–121].
3.1 Poisson’s and Laplace’s Equation
There exist two important equations which are commonly used to solve potential problems in
electrostatics, mechanics and physics. The first one is the Poisson equation, a PDE based on
Maxwell and the second one is the Laplace equation. For the calculation of the electrostatics,
the potential is related to the charge density ρ along a gradient r which gives rise to it. Its
electric field ~E is related to the charge density by the divergence relationship.
∇ · ~E(r) = ρ(r)
ε
, (3.1)
where ε is the material dependent permittivity. The electric field of the inhomogeneous Poisson
equation then reads as:
−∇ · ~E = ∆φ(r) = − ρ(r)
ε0 εSi
. (3.2)
The potential φ and the charge ρ are three-dimensional dependent. Therefore, by using the
Laplace operator ∆ one obtains:
∆ = ∂
2
∂x2
+ ∂
2
∂y2
+ ∂
2
∂z2
(3.3)
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and finally the Poisson equation.
∆φ(x,y,z) = −ρ(x,y,z)
ε
(3.4)
A formal solution to Poisson’s equation is obtained by adding a volume integral over all space
charge elements ρ inside the considered volume and an integral over the surface charge density
σ along the boundary of the region [57].
φ(x,y,z) = 14pi ε
∫∫∫
τ
ρ
r
dτ + 14pi ε
∫∫
σ
r
dS, (3.5)
where r can be described as the distance from the point at which φ(x,y,z) is being computed
to the charge elements.
If a charge free region of space is considered (ρ = 0), the homogeneous Laplace equation is
obtained.
∆φ(x,y,z) = 0 (3.6)
This Laplace equation is a special case of the Poisson equation. Any function ~E(x,y,z), which
has continuous second-order derivatives in x, y and z, that satisfy the Laplace equation (3.6),
is called an harmonic function within the region where that is true. These harmonic functions
have some specific properties [57, 119]:
1. Superposition principle holds.
2. Dirichlet condition (boundary value problem of first kind): an harmonic function φ in an
enclosed area V , which gets predetermined values φa, when approaching the edge of V .
This boundary condition is - if at all - solvable.
3. Neumann condition (boundary value problem of second kind): an harmonic function
φ in an enclosed area V , which gets a predetermined normal derivative n · ∇φ, when
approaching the edge of V , whereby n is the unit normal vector. This boundary condition,
except for one constant, is - if at all - solvable.
In general, also mixed boundary conditions, where a part of the edge can be a Dirichlet and
the other one a Neumann condition, do exist.
3.2 Complex Potential Theory
In particular, the complex potential theory deals with analytical functions of complex variables.
Due to the fact that the separable real and imaginary parts of any analytical function must satisfy
Laplace’s equation, the complex potential theory is commonly used to solve two-dimensional
problems. By giving every complex number of the variable z the value of a variable w, using
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w = P (z) = φ(x,y) + iΞ(x,y), then w is called a complex function of the complex variable z,
where
z = x+ iy. (3.7)
A complex function can therefore be represented by the sum of the real part u(x,y) and the
imaginary part iv(x,y) with u and v as real functions.
f(z) = f(x+ iy) = u(x,y) + iv(x,y) (3.8)
It maps all points within an area V from z-plane to points of an area V ∗ in w-plane [120].
To solve two-dimensional problems, one often uses the differentiability of complex functions,
whereby the limit
lim
z→0
f(z)− f(z0)
z − z0 (3.9)
must exist.
df
dz
= lim
∆x→0
f(z0 +∆x)− f(z0)
∆x
= ∂u
∂x
+ i ∂v
∂x
(3.10)
df
dz
= lim
∆y→0
f(z0 + i∆y)− f(z0)
i∆y
= −i∂u
∂y
+ ∂v
∂y
(3.11)
From the partial derivatives of u and v we receive the Cauchy-Riemann conditions.
∂u
∂x
= ∂v
∂y
and ∂u
∂y
= −∂v
∂x
(3.12)
Differentiating twice finally leads to the result that every complex function f(z), which is
differentiable, is harmonic and therefore a solution of the Laplace equation.
∂2u
∂x2
+ ∂
2u
∂y2
= 0 and ∂
2v
∂x2
+ ∂
2v
∂y2
= 0 (3.13)
Assume that, in electrostatics the real part u of the complex function f(z) is defined as the
electric potential φ(x,y). The corresponding vector field of the electric field strength is then
given by:
~E = Ex ~ex + Ey ~ey = −∇φ (3.14)
with
Ex = −∂φ
∂x
and Ey = −∂φ
∂y
. (3.15)
From equations (3.12) and (3.15) follows:
E = Ex + iEy = −∂φ
∂x
+ i∂φ
∂y
= −
(
dP
dz
)
. (3.16)
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The dielectric flow between two points A and B might then be calculated with the help of the
complex potential theory to:
B∫
A
(Dx dy −Dy dx) = ε (ΞA −ΞB). (3.17)
The function
P (z) = φ(x,y) + iΞ(x,y) (3.18)
is called complex potential function. The real part describes the electric potential and the
imaginary part the electric flux. This function can be used to calculate either the characteristics
of the equipotential lines (φ(x,y) = const.), or the characteristics of the field lines (Ξ(x,y) =
const.) as shown in Fig. 3.1.
Figure 3.1: Set of curves of a complex potential function w = P (z) = φ(x,y) + iΞ(x,y). Due to
the fact that ∂u/∂x · ∂v/∂x+ ∂u/∂y · ∂v/∂y = 0, the curves of the real part (equipotential lines)
are always perpendicular to the imaginary part (field lines).
3.3 Conformal Mapping Technique
Conformal mapping means to map a complex geometry from one plane to a geometry with
less complexity into another plane with the help of an analytical function w = f(z). Let us
therefore call these planes z and w, which are defined as:
z = x+ iy (3.19)
w = u+ iv. (3.20)
After mapping into the w-plane, the desired potential can be calculated more easily. This
process is also called transformation [121]. If a set of curves in z-plane, where the field lines are
perpendicular to the equipotential lines, is transformed to w-plane, the set of curves are still
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perpendicular to each other. Otherwise the transformation is not analytic and therefore not
conformal.
3.3.1 Transformation of a Potential
If a transformation of equation (3.18) to w-plane is done, we receive [57]:
P˜ (u,v) = φ˜(u,v) + iΞ˜(u,v), (3.21)
where φ˜(u,v) and Ξ˜(u,v) still are harmonic functions. The absolute value of the field strength
is therefore scaled with respect to the geometry.
|E|(z) = |E|(w) ·
∣∣∣∣dwdz
∣∣∣∣ (3.22)
An integration along a line in z-plane has therefore the same results as an integration along a
line in the transformed w-plane. If considering Poisson’s equation, the space charge ρ needs a
scaling as well, because Poisson’s equation must be invariant regarding the conformal mapping
[120].
ρ(w) =
ρ(z)∣∣∣dwdz ∣∣∣2 (3.23)
3.3.2 Transformation of a Closed Polygon
In the next step the conformal mapping technique by Schwarz-Christoffel is applied to map
a geometry from z-plane, with polygon shaped boundaries, into a w-plane with the help of
an analytical function z = f(w). That means, a complex geometry from z-plane is mapped
to a geometry with less complexity into the upper half of the w-plane. Then, in w-plane, all
boundaries are located on the real axis and so, the desired values can be solved more easily
(Figure 3.2). For these calculations one has to set up the differential dzdw of this function [57].
dz
dw
= C · (w − w1)−γ1 (w − w2)−γ2 ... (w − wν)−γν ... = C ·
∏
(α)
(w − wα)−γα , (3.24)
where the constant C acts as scale and rotation factor. From equation (3.24) follows:
z = C ·
∫ ∏
(α)
(w − wα)−γα dw +D, (3.25)
where D is an integration constant, which represents the origin of the coordinate system in
z-plane and γ as the change of angle at the vertex α of the geometry. The remaining parameters
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can then be calculated via:
z′ν − z′′ν = −i pi C ·
∏
α6=ν
(wν − wα)−γα , (3.26)
with γν = +1 and the point zν =∞. If in addition uν = ±∞ is valid, equation (3.26) simplifies
to:
z′ν − z′′ν = ipi C. (3.27)
A polygon with N vertexes has wα points and together with the integration constants C and
D there are N + 2 unknown parameters left to be determined. Because only three parameters
can be chosen freely, N − 1 parameters have to be solved by making use of equation (3.26) and
(3.27) [57].
Figure 3.2: Transformation from (a) z-plane into (b) w-plane.
3.4 Strategy of Decomposition
The general aim of the work is to find closed-form solutions to Poisson’s equation in order
to properly describe the device’s electrical behavior. Depending on the complexity of the
structure, in which the Laplace equation is to be conformal mapped, this aim might not be
fulfilled. In addition, if one takes into account the space charge ρ, the probability of finding
an analytical, closed-form expression approaches zero. Nevertheless, in order to calculate the
potential two-dimensionally, the solution of Poisson’s equation can be decomposed into separate
parts: a two-dimensional solution ϕ(x,y) of the homogeneous Laplacian differential equation
and a one-dimensional particular solution φp(y), which only depends on one coordinate [122].
∆φ(x,y) = −ρ
ε
= ∆ϕ(x,y) +∆φp(y), (3.28)
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whereby the decomposed parts are:
∆ϕ(x,y) = 0 (3.29)
∆φp(y) = −ρ(y)
ε
. (3.30)
Accordingly, the boundary conditions of Poisson’s equation have to be transformed with
respect to the one-dimensional particular solution.
ϕ(x,y) = φ(x,y)− φp(y) (3.31)
This simplification enables us to only apply the conformal mapping technique to the Laplace
solution without the necessary scaling of the space charge ρ.
3.5 Potential Solution of Boundary Value Problems of First Kind
Generally, mixed boundary problems occur through solving the potential solution for MOSFETs.
In this thesis, the structures to be solved only requires Dirichlet boundary conditions, so that
Neumann boundaries do not play any role. This fact reduces the time of finding a potential
solution enormously. The presented strategies for solving 2-D boundary conditions are valid
for Laplace problems, but by applying the mentioned decomposition strategy (see section 3.4),
they can also be applied to solve Poisson’s equation in 2-D [120].
3.5.1 Single Vertex Approach
The solution of a potential problem in closed-form within z-plane, via a transformation using
the conformal mapping technique (section 3.3), presupposes, that this potential problem can
also be calculated in closed-form within w-plane. Figure 3.3(a) shows two electrodes on the
u-axis having a potential difference dϕ and an infinitesimal gap w = u. This gap leads to:
P = φ+ iΞ = dϕ+ idϕ
pi
ln(w − u). (3.32)
This approach was successfully used and verified versus 2-D numerical simulation data
in [123–128]. However, the single vertex approach is analytical, but does not represent a
closed-form solution of the potential. Therefore, another solution is proposed in the next section
which is based on Poisson’s integral.
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Figure 3.3: (a) Shows two electrodes having a potential difference dϕ and an infinitesimal gap
at position u. The potential solution of this problem will be used to calculate the solution of a
problem with boundary conditions as shown in (b). This is done by the superposition of the two
electrodes with different u and dϕ.
3.5.2 Poisson’s Integral in W-Plane
The potential solution of boundary value problems of first kind in w-plane can be solved in
closed-form by using the following Poisson integral [57].
ϕ(u,v) = 1
pi
+∞∫
−∞
v
(u− u)2 + v2 · ϕ(u) du, (3.33)
with ϕ(u) as the mapped boundary condition along the considered geometry.
ϕ(u) = ϕ(f−1(z)). (3.34)
In this thesis, the potential problems are preferably solved by using Poisson’s integral, since
it leads to analytical, closed-form expressions for the device’s electrostatics in 2-D and 3-D.
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CHAPTER 4
DC Model
In this chapter the development of the 2-D compact DC model for the inversion mode and
junctionless MOSFET is presented. That is, the voltages applied at the terminals of the device
remain constant and do not vary with time. The derivation of the closed-form solution of the
2-D potential, as well as the derivation of the electrical model parameters, such as threshold
voltage, drain-induced barrier lowering and subthreshold slope are presented. The calculation
of the mobile charge density is addressed and a modified current equation for junctionless
MOSFETs is presented. The analytical model is verified by comparisons with 2-D TCAD
simulation data. The device structure is shown in Fig. 4.1, with Lg as the gate/channel and
Lsd the source/drain length, Tch as the channel and Tox the oxide thickness. For simplicity,
the channel length is assumed to be identical with the gate length, i.e. no gate over-lap, or
under-lap regions are considered. The model will be verified for different channel lengths from
100 nm down to 22 nm and different channel doping concentrations (Na/d = 1 · 1015 cm−3 to
Na/d = 2 · 1019 cm−3).
Figure 4.1: Longitudinal cross-section of the IM DG and JL DG MOSFET showing its physical
device dimensions and doping profiles. Na/d is the channel doping concentration of the IM and
JL device, respectively, and Nsd the source, drain doping concentration. The red lines represent
the source/drain and gate electrodes.
34
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4.1 Modeling Preliminaries
This section describes the necessary steps prior to the calculation of the electrostatic potential.
Some details about the Poisson’s equation are presented, as well as the simplifications which
are used in the model in order to arrive at a closed-form solution. The usage of the conformal
mapping technique and Poisson’s integral in w-plane are explained.
4.1.1 Poisson’s Equation
The main goal is to develop closed-form expressions that describe the electrical properties of
IM and JL DG n-MOSFETs. The depletion approximation is applied, wherefore 2-D Poisson’s
equation inside the channel region reduces to:
∆φ(x,y) = − ρ
εSi
. (4.1)
ρ is the space charge and εSi the permittivity of the silicon. The difference between an inversion
mode and a junctionless MOSFET are the differently charged implants. Therefore, the reversed
sign of the depletion charge in the channel region, ρ = −qNa (acceptors) is used in case of
the inversion mode and ρ = +qNd (donors) in the case of the junctionless MOSFET. For the
calculations the solution of Poisson’s equation is decomposed into a 1-D particular solution
φp(y) and a 2-D solution ϕ(x,y) of the homogeneous Laplacian differential equation [122].
∆φ(x,y) = ∆ϕ(x,y) +∆φp(y), (4.2)
with
∆ϕ(x,y) = 0 (4.3)
∆φp(y) = − ρ
εSi
. (4.4)
This allows us to apply the conformal mapping technique to the Laplace part only, whereby
the absence of the space charge ρ simplifies the calculations. In that case, ρ has to be constant
along the x-direction [122]. By using the afore mentioned decomposition a transformed boundary
condition for the calculation of the Laplace solution must be derived.
ϕ(x,y) = φ(x,y)− φp(y) (4.5)
4.1.2 Model Simplifications
In a first step QEs are neglected, because the channel thickness is assumed to be at least 10 nm
[31]. Then, even though the parasitic resistances play an important role, especially at short-
channel sizes [129], the source and drain regions of the DG device are cut out to simplify matters.
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Instead, a 1-D effective built-in potential at the source/drain-channel junctions (Vbi,eff,s/d) is
used to account for the potential drop within the highly doped source/drain regions and its
effect on the device’s electrostatic behavior and performance. In order to avoid discontinuities
of the dielectric flux and the electric field E0 at the silicon-to-oxide interface, which is caused
by the different permittivities of the silicon and the oxide, a scaled oxide thickness is introduced
[122].
Dox = ε0 εSi · E0 = ε0 εox · Eox = ε0 εox · Vox
Tox
, (4.6)
where Dox represents the dielectric displacement density and Vox the voltage drop across the
oxide. Then Tox is scaled by:
T˜ox =
εSi
εox
· Tox, (4.7)
using a high-k dielectric (εox = 7 ε0). Finally, the discontinuity of the electric field E0 can be
avoided with
Dox = ε0 εSi · E0 = ε0 εSi · Vox
T˜ox
. (4.8)
This scaled oxide thickness concept is valid and therefore applicable for Lg >> Tox [122]. The
resulting simplified device structure is presented in Fig. 4.2.
Figure 4.2: Simplified model structure showing coordinate system and boundaries (red lines).
For the calculation of the 2-D Laplace solution ϕ(x,y) within the channel region of the
device the 4-corner structure from Fig. 4.2 is decomposed into two 2-corner structures, namely
the source related case ϕsource and drain related case ϕdrain, which will be solved in the same
manner and where only the boundary conditions have to be changed [123]. This decomposition
is valid as long as the channel length is larger than the channel thickness (Lg > Tch) [130]. It
is illustrated in Fig. 4.3, also showing the necessary transformed boundaries (see Table 4.1).
By using this decomposition strategy, short-channel effects are still taken into account. Both
the source and drain related cases are then solved with the help of the conformal mapping
technique.
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Electrode Boundary
Top Gate V1 = 0
Bottom Gate V1 = 0
Source V2 = Vs + Vbi − φp(y)
Drain V3 = Vd + Vbi − φp(y)
Table 4.1: Summary of the boundary conditions of the two 2-corner problems from Fig. 4.3. Vbi
represents the built-in potential and φp(y) corresponds to the 1-D particular solution.
Figure 4.3: The boundaries of the Laplacian differential equation of the 4-corner problem are
decomposed into two 2-corner problems in order to ease the calculations. V1, V2 and V3 denote
the related boundary conditions (listed in Table 4.1). The red lines represent the contacts of
source, drain and gate, respectively.
4.1.3 Conformal Mapping of the Device Structure
To illustrate the utilization of the conformal mapping technique and to explain this transforma-
tion, the source related case of the decomposed 4-corner structure (Fig. 4.3) is consulted as
an example. The drain related case is calculated analogously by applying the corresponding
boundary conditions. Through applying the Schwarz-Christoffel transformation the whole
structure from the current z-plane is conformally mapped into a new defined w-plane, whereby
the boundaries are now located on the real axis of the w-plane, easing the calculations. The
inner region of the structure is transformed onto the upper half of the w-plane.Table 4.2 contains
the corresponding relations between the points in z-plane, their values in w-plane and their
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associated change of angle at the vertexes of the polygon and Fig. 4.4 depicts the whole
transformation process.
u wu zu piγu γu
1 ±∞ +∞ +pi +1
2 −1 z2 +pi2 + 12
5 +1 z5 +pi2 +
1
2
Table 4.2: Relations between the points in z-plane, their values in w-plane and associated
change of angle (see Fig. 4.4).
Figure 4.4: (a) Source related case of the decomposed 2-D Laplace solution in z-plane. u1′′ to
u1′ mark the integration borders and V1 and V2 denote the boundary conditions. ϕsl and ϕcl
represent the surface and center potential of the Laplacian solution, respectively. xm denotes the
position of the potential barrier inside the channel region (from source-channel junction). u1′′
and u1′ lie in infinity. ∆y is a geometry parameter for the conformal mapping technique. (b)
Transformed source related case in w-plane. The boundaries are now located on the u-axis only.
By using equation (3.24) the desired differential is obtained.
dz
dw
= C√
w − 1√w + 1 (4.9)
The integration of equation (4.9) leads then to:
z = f(w) = 2C ln
(√
w − 1 +√w + 1
)
+D, (4.10)
with D chosen to be 0, because the absolute coordinates are not relevant in this particular case.
The constant C is determined with the help of equation (3.27).
z′′1 − z′1 = i∆y = ipi C =⇒ C =
∆y
pi
(4.11)
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After all parameters are known, the inverse function of equation (4.10) is needed to map all
points from the z-plane into the w-plane.
w = f−1(z) = u+ iv = cosh
(
pi z
∆y
)
= cosh
(
pi (x+ iy)
∆y
)
, (4.12)
with
∆y = 2 T˜ox + Tch (4.13)
determined from the given device structure.
4.1.4 Application of Poisson’s Integral in W-Plane
The potential solution of boundary value problems of first kind in w-plane (transformed plane)
can then be solved by using the following Poisson integral [57].
ϕ(u,v) = 1
pi
+∞∫
−∞
v
(u− u)2 + v2 · ϕ(u) du, (4.14)
with ϕ(u) as the mapped boundary condition along the considered geometry.
4.2 Closed-Form Solution of the 2-D Potential
This section highlights the calculation of the 2-D potential in closed-form. An exact solution for
the effective built-in potentials at the source/drain-channel junctions (Vbi,eff,s/d) is presented.
In addition, the calculation of the position of the potential barrier (xm) within the channel
region, at which the potential is calculated, is detailed. According to Eq. (4.2), three major
steps have to be performed.
• Calculate the 1-D particular solution φp(y).
• Use the conformal mapping technique in order to calculate the 2-D Laplace solution
ϕ(x,y).
• Superpose the 1-D and 2-D solutions.
The following sections focus on these three major steps. To simplify matters and to avoid
long naming conventions, the modeling approach is presented for the junctionless DG MOSFET.
However, this approach and the derived solutions are also valid for inversion mode devices, if
the sign of the depletion charge is reversed accordingly (see section 4.1.1).
Both devices are mainly controlled by their surface and center potentials φs and φc, respec-
tively. The accurate calculation of these potentials is therefore of great importance, since the
whole model relies on them.
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4.2.1 1-D Particular Solution
In the first step, the 1-D particular solution φp(y), which represents the long-channel potential
solution, is approximated by a parabolic function. This common method yields the following
relations [131, 132]:
φsp = V ′g − Vox (4.15)
Vox = −q Nd Tch2Cox , (4.16)
where φsp is the long-channel surface potential, Vox the voltage drop within the oxide, Cox =
εox / Tox the oxide capacitance (per unit area) and V ′g = Vgs − Vfb. Vgs denotes the gate-source
voltage and Vfb the flat-band voltage. The long-channel center potential φcp is then calculated
from (compare with Fig. 4.6):
φp
(
y = T˜ox
)
= − q Nd2 εSi ·
(
y − Tch2 − T˜ox
)2
+ φcp = φsp. (4.17)
Rearranging Eq. (4.17) for φcp then leads to:
φcp = V ′g − Vox −
(
−q Nd Tch
2
8 εSi
)
. (4.18)
4.2.2 2-D Laplace Solution
The 2-D Laplace solution is solved at the potential barrier xm within the channel region, using
the conformal mapping technique by Schwarz-Christoffel. Here, the approach is illustrated
for the source related case, whereby the drain related case is calculated in the same manner
using the corresponding boundary conditions. First, the boundary conditions and then the
integration borders according to the device’s physical dimensions are defined. Figure 4.5
shows the source related case of the decomposed 2-D Laplace solution, which has the following
boundary conditions:
V1 = 0 (4.19)
V2 = Vs/d + Vbi − φp(y), (4.20)
with Vbi as the built-in potential, and Vs and Vd as the source and drain potential, respectively.
For simplicity the boundary within the oxides is assumed to be behave linear, which was
confirmed by TCAD Sentaurus simulations [34].
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Figure 4.5: Source related case of the decomposed 2-D Laplace solution in z-plane. u1′′ to u1′
mark integration borders and V1 and V2 denote the boundary conditions. ϕsl and ϕcl represent
the surface and center potential of the Laplacian solution, respectively. xm denotes the position
of the potential barrier inside the channel region (from source-channel junction). u1′′ and u1′ lie
in infinity. ∆y is a geometry parameter for the conformal mapping technique.
Effective Built-in Potentials
Since the effect of the parasitic source/drain resistances and the influence of the gate electrode
on these regions is neglected in the model structure, the built-in potential at the source/drain
boundaries is replaced with an effective built-in potential Vbi,eff,s/d, which depends on the
physical device dimensions, source/drain doping concentration Nsd and applied voltages. To
take into account this important effect, the following set of equations, which originally were
derived for conventional inversion mode DG MOSFETs [133, 134] is applied to the model. Since
it is assumed that the origin of the coordinate system is located at the silicon-to-oxide interface
in their work, the following relation is introduced here:
iyˆ = iy − T˜ox. (4.21)
By applying some minor modifications, these equations can be adapted to the modeling
approach.
λ1 =
√
εSi Tox Tch
2 εox
(
1 + εox
εSi
yˆ
Tox
− εox
εSi
yˆ2
Tox Tch
)
(4.22)
∆Vbi,s/d = Vbi + Vs/d − φcp/sp + λ12 ·
q Nsd
εSi
·
1−
√√√√√1 + 2 ·
(
Vbi + Vs/d − φcp/sp
)
λ1
2 · q NsdεSi
 , (4.23)
with λ1 as the 1-D natural length, which depends on the channel and oxide thickness, where
yˆ = Tch/2 in the case of the junctionless device, because the focus is on the depletion regime
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where the dominating part of the current flows in the channel’s center (volume conduction).
And with yˆ = 0 in the case of the inversion mode device, because the dominating current flows
in a conducting channel beneath the oxide (surface conduction). The effective built-in potential
at the source/drain-channel junctions is then calculated to:
Vbi,eff,s/d = Vbi −∆Vbi,s/d. (4.24)
Replacing Vbi in Eq. (4.20) with the effective built-in potentials Vbi,eff,s/d, leads to accurate
results for the potential in the subthreshold regime.
V2 = Vs/d + Vbi,eff,s/d − φp(y). (4.25)
Position of Potential Barrier
Before the integration borders and boundary conditions are defined, the exact position xm of
the potential minimum (or potential barrier) within the channel region must be calculated.
This is mandatory since the surface and center potentials are calculated at this position, which
has a strong influence on the threshold voltage, charges and the drain current. xm strongly
depends on the channel length, the applied biases and the effective built-in potentials at the
source/drain-channel junctions. A simple solution for the calculation of the position of the
surface potential minimum, within standard DG inversion mode devices, was derived in [135].
By assuming that the potential minimum in the center of the device is located at the same
position as the potential minimum at the surface (Fig. 4.5), this expression can be adapted to
the model of this work.
xm|ϕsl ≈ xm|ϕcl (4.26)
The following relations for xm are obtained:
xm =
1
2
Lg − λ2 ln
φss − φdd exp
(
Lg
λ2
)
φdd − φss exp
(
Lg
λ2
)
 , (4.27)
with
φss = Vs + Vbi,eff,s + λ22 β (4.28)
φdd = Vd + Vbi,eff,d + λ22 β (4.29)
β = −q Nd
εSi
− 1
λ2
2 V
′
g (4.30)
and
λ2 = λ1|yˆ=0 =
√
εSi Tox Tch
2 εox
. (4.31)
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Integration Borders
In the second step, in order to calculate the potential at the surface and the center of the
channel, the following equation, which is defined according to Eq. (4.12), is used.
wϕsl/ϕcl = cosh
(
pi (θ1 + iθ2)
∆y
)
, (4.32)
with θ1 = xm for the source and θ1 = Lg − xm for the drain related case, respectively, as well
as θ2 = T˜ox for the surface and θ2 = T˜ox + Tch/2 for the center potential (see Fig. 4.5). The
corresponding integration borders are then given as:
u1′′ = cosh
pi
(
3Lg + i
(
2 T˜ox + Tch
))
∆y
 (4.33)
u2 = cosh
pi
(
0 + i
(
2 T˜ox + Tch
))
∆y
 (4.34)
u3 = cosh
pi
(
0 + i
(
T˜ox + Tch
))
∆y
 (4.35)
u4 = cosh
pi
(
0 + i T˜ox
)
∆y
 (4.36)
u5 = cosh
(
pi (0 + i 0)
∆y
)
(4.37)
u1′ = cosh
(
pi (3Lg + i 0)
∆y
)
. (4.38)
Since u1′′ and u1′ are located at the infinity, one can take three times the channel length (3 · Lg)
for their x-coordinate in the implementation.
Boundary Conditions
After these preparations, closed-form expressions for the different boundary conditions must
be developed. A solution for constant boundaries ϕconst (along the source, drain and gate
electrode) was derived as [136]:
ϕconst(wϕsl/ϕcl ,φbnd,ua,ub) = −
φbnd · arctan
(
u−u
v
)
pi
∣∣∣∣∣∣
ub
ua
, (4.39)
where φbnd is the corresponding boundary condition, and ua and ub are the integration borders.
A solution for linear boundaries ϕlin (linear approximation is assumed along the oxide
regions) was derived by Schwarz et. al. in [136]. In order to find closed-form expressions for
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such kind of potential problems, a square root approximation was applied, which was shown to
return accurate results [136, 137].
ϕlin(wϕsl/ϕcl , φbnd, ua, ub, a, b) =±
i arctan
[
(a·u·σ1·σ3−a·b·σ1·σ3+i·a·v·σ1·σ3)
σ4
]
· σ3
pi
+
i arctan
[
(a·b·σ1·σ2−a·u·σ1·σ2+i·a·v·σ1·σ2)
σ4
]
· σ2
pi
∣∣∣∣∣∣
ub
ua
, (4.40)
where ± depends on the applied bias conditions, with
σ1 =
√
−b− u
a
(4.41)
σ2 =
√
−u− b+ iv
a
(4.42)
σ3 =
√
b− u+ iv
a
(4.43)
σ4 = b2 − 2 b u+ u2 + v2, (4.44)
and the parameters a and b as:
a = ustep − b(φbnd2 − φbnd1)2 (4.45)
b = upeak. (4.46)
In order to take into account the parabolically shaped potential profile at the source/drain
boundaries, which arises due to the 1-D particular solution, a third equation to boundary
problems of parabolic shape ϕpara is incorporated [138]. Originally, this parabolic solution was
derived to describe the potential distribution from gate to gate. However, this approach can be
applied to the model if Tch >> T˜ox, even though the potential in the oxide is assumed to be
linear.
ϕpara(wϕsl/ϕcl , ϕbnd) = ϕbnd ·
[1
2
(√
1− (u− iv)2 +
√
1− (u+ iv)2
)
− v
]
, (4.47)
with the corresponding boundary condition:
ϕbnd = V ′g − φcp. (4.48)
The 2-D Laplace solution can now be calculated in closed-form by using the following
equations. The calculations are done along the defined integration borders and their related
boundary condition. The source and drain related case of the decomposed 4-corner structure
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(see section 4.1.2) are calculated analogously by using Vs and Vd in Eq. (4.25), respectively, and
the corresponding values for wϕsl/ϕcl in Eq. (4.32). Since the potentials for constant boundaries
ϕconst with V1 as boundary condition are zero, they can be neglected here.
u2 → u3 : ϕlin
(
wϕsl/ϕcl , Vconst, u2, u3, a, b
)
(4.49)
a = u3 − b(Vconst − V1)2
b = u2
u3 → u4 : ϕconst
(
wϕsl/ϕcl , Vconst, u3, u4
)
+ ϕpara
(
wϕsl/ϕcl , ϕbnd
)
(4.50)
u5 → u4 : ϕlin
(
wϕsl/ϕcl , Vconst, u5, u4, a, b
)
(4.51)
a = u4 − b(−Vconst − V1)2
b = u5,
where
Vconst = Vs/d + Vbi,eff,s/d − V ′g . (4.52)
The surface and center potential of the 2-D Laplace solution is finally obtained by adding
ϕsource and ϕdrain, respectively, calculated with equations (4.49) - (4.51).
ϕsl = ϕsource|wϕsl + ϕdrain|wϕsl (4.53)
ϕcl = ϕsource|wϕcl + ϕdrain|wϕcl (4.54)
4.2.3 Superposed 2-D Potential Solution
In a final step, the complete 2-D closed-form solution for the potential is found by the
superposition principle with respect to Eq. (4.2). The 2-D surface and center potential φs and
φc, respectively, which is calculated at the bias dependent position of the potential minimum
xm, is then given by:
φs = ϕsl + φsp (4.55)
φc = ϕcl + φcp. (4.56)
For clarity, Fig. 4.6 illustrates the complete superposition procedure at the source boundary of
the device. All separate solutions are shown in full profile, including their boundary conditions,
recalling that the calculations are done at discrete positions in the channel region of the device
(at surface and center).
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Figure 4.6: Illustration of the potentials at the source boundary in subthreshold region (from
gate to channel center). The different closed-form solutions are superposed. The final 2-D poten-
tial φ has the boundary condition Vs +Vbi,eff,s at source, Vd +Vbi,eff,d at drain and V ′g at the gate
electrode.
4.3 2-D Potential Model Verification
In this section the results for the 2-D potential are presented. The model is compared versus
numerical 2-D TCAD Sentaurus simulation data [34]. The devices under investigation have
various channel lengths and doping profiles, with a device width ofWch = 1µm. The simulations
were done at T = 300 K. Table 4.3 contains the applied settings used in the simulations and
in the model. First, the results for the potential in long-channel devices and then in short-
channel devices are detailed. The IM MOSFET has a channel doping concentration up to
Na = 1 · 1018 cm−3. The JL’s channel doping concentration is varied up to Nd = 1 · 1019 cm−3.
Additionally, to avoid high parasitic access resistances and to increase the conductivity of these
regions [81], additional source/drain implants were used, which also eliminates the need to
consider incomplete ionization effects [108]. In the case of the IM or the JL MOSFET, the
SlotBoom or the del Alamo model, respectively, is activated in the simulations and in the model
to account for the band gap narrowing effects, which are due to the high doping concentrations.
In the following, the results are detailed for low and high drain voltages. To obtain the results
for the short-channel devices only the flat-band voltage Vfb was slightly adjusted (in the mV
range).
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Parameter Value
Vgs variable
Vds 0.05V and 1V
Vfb ±0.01V
Nd 1 · 1018 cm−3 and 1 · 1019 cm−3
Na 1 · 1015 cm−3 and 1 · 1018 cm−3
Nsd 1 · 1020 cm−3
Lg 22 nm and 100 nm
Lsd 10 nm
Tch 10 nm
Tox 2 nm
εox 7 · ε0
Table 4.3: Simulations and model settings.
4.3.1 2-D Potential of Junctionless DG MOSFETs
The potential distribution of the long-channel junctionless DG MOSFET is detailed for two
slices inside the channel region, at low and high drain voltages. In the following the 2-D model
for the potential is extensively verified for different electrical and structural device setups.
Starting at low drain voltages, one can see that the model matches well with the simulation
data (Fig. 4.7). In (a) the potential distribution is detailed in the middle of the channel
from source to drain, whereby the gate voltages was ramped from Vgs = −0.7 V to 0.0 V at
Vds = 0.05 V. It can be observed that the position of the minimum potential φc(xm) remains
constant. It is insensitive to the applied biases. This behavior is confirmed by the simulations.
Part (b) illustrates the potential profile from gate to gate. The surface and center potential,
which are of main importance are well predicted over a wide voltage range. In particular in the
subthreshold region, which is mandatory for the latter calculations of the electrical parameters,
charges and drain current, the model agrees well with the reference data.
At higher drain voltages (Fig. 4.8(a)) one can see that the model is still in good agreement
with the TCAD simulation data. When Vgs increases beyond 0.1 V, the transistor approaches
weak accumulation, in which the potential slightly saturates. This effect is not covered by the
model since the mobile charges are neglected.Another important aspect is that the shifting
position of the potential minimum φc(xm) is well predicted by the model. It correctly takes into
account the dependencies on the applied biases. From Fig. 4.8(b), which details the potential
distribution from gate to gate in the middle of the device’s channel, it is possible to extract the
surface and center potential φs and φc, respectively.
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Figure 4.7: Junctionless DG MOSFET. Potential distribution in the middle of the channel:
(a) from source to drain (φc(xm)) and (b) from gate to gate. Parameters: Nd = 1019 cm−3,
Vgs = −0.7 V to 0.0 V, stepping 0.1 V, Vds = 0.05 V, Lg = 100 nm, Lsd = 10 nm, Tch = 10 nm,
Tox = 2 nm. Lines TCAD; Symbols model.
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Figure 4.8: Junctionless DG MOSFET. Potential distribution in the middle of the channel:
(a) from source to drain (φc(xm)) and (b) from gate to gate. Parameters: Nd = 1019 cm−3,
Vgs = −0.8 V to 0.1 V, stepping 0.1 V, Vds = 1 V, Lg = 100 nm, Lsd = 10 nm, Tch = 10 nm,
Tox = 2 nm. Lines TCAD; Symbols model.
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When plotting φs and φc against the gate voltage Vgs (Fig. 4.9) both potentials are parallel
to each other until Vgs increases above some gate voltage. Then the potentials start to converge,
whereby at some higher gate bias a point of intersection between both (flat-band condition) will
occur. This effect is strongly dependent on the channel’s doping concentration. Note that, in
the long-channel case the potential in the middle of the channel is not affected by 2-D effects.
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Figure 4.9: Junctionless DG MOSFET. 2-D potentials φs and φc at Lg = 100 nm with Nd =
1018 cm−3 and 1019 cm−3 versus gate voltage. All other parameters are given in Fig. 4.8.
By decreasing Lg down to 22 nm, the potential in the middle of the channel is visibly
affected by SCEs (Fig. 4.10), which are correctly predicted by the model. In part (a), at
low Vds = 0.05 V, the position of the minimum potential remains almost unchanged as in the
long-channel case. From (b) it can be observed that both the surface and center potentials are
well predicted from the depletion to the weak accumulation region. Also, as mentioned before,
the assumption of a linear potential drop inside the oxide regions is proved to be correct.
It can be noticed that, at high Vds = 1 V, the position of the potential minimum is shifted
towards the source end of the device’s channel, as the gate voltage increases (Fig. 4.11(a)).
This behavior is due to the increased electrostatic influence of the drain region onto the channel
region. The model agrees very well with the 2-D simulation data over a wide gate voltage range,
enabling us to extract the potentials φs and φc from Fig. 4.11(b) in order to investigate their
behavior when plotted against the gate voltage.
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Figure 4.10: Junctionless DG MOSFET. Potential distribution in the middle of the channel:
(a) from source to drain (φc(xm)) and (b) from gate to gate. Parameters: Nd = 1019 cm−3,
Vgs = −0.7 V to 0.0 V, stepping 0.1 V, Vds = 0.05 V, Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm,
Tox = 2 nm. Lines TCAD; Symbols model.
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Figure 4.11: Junctionless DG MOSFET. Potential distribution in the middle of the channel:
(a) from source to drain (φc(xm)) and (b) from gate to gate. Parameters: Nd = 1019 cm−3,
Vgs = −0.8 V to 0.1 V, stepping 0.1 V, Vds = 1 V, Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm,
Tox = 2 nm. Lines TCAD; Symbols model.
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In Fig. 4.12, with increasing gate biases, the potential starts to saturate. If Vgs is increased
beyond a certain voltage, flat-band condition is reached (as in the long-channel case), whereby
a point of intersection between φs and φc will occur. Another important observation is that
the difference between the φs and φc increases with Nd, because of the stronger band bending
in the higher doped case.
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Figure 4.12: Junctionless DG MOSFET. 2-D potentials φs and φc at Lg = 22 nm with Nd =
1018 cm−3 and 1019 cm−3 versus gate voltage. All other parameters are given in Fig. 4.11.
4.3.2 2-D Potential of Inversion Mode DG MOSFETs
In this section the results of the 2-D potentials are shown for the inversion mode DG MOSFET.
The focus is directly on the short-channel devices, because a long-channel model verification was
already performed for junctionless devices. Figure 4.13(a) illustrates the potential distribution
in the middle of the channel from source to drain and Fig. 4.13(b) from gate to gate. The
considered devices are lightly doped with Na = 1015 cm−3. The 2-D effects are correctly
predicted over a wide gate voltage range, validating the correctness of the analytical compact
model. The surface and center potentials match very well the TCAD data.
The same device is investigated in Fig. 4.14(a, b), considering a highly doped channel region
with Na = 1018 cm−3. The model correctly takes into account the effect of body doping and
reproduces the device’s electrostatic behavior well. The position of the potential barrier inside
the channel region and its related center potential is well predicted. This ensures a correct
modeling of the electrical device parameters, such as threshold voltage and subthreshold slope.
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Figure 4.13: Inversion mode DG MOSFET. Potential distribution in the middle of the channel:
(a) from source to drain (φc(xm)) and (b) from gate to gate. Parameters: Na = 1015 cm−3,
Vgs = −0.5 V to 0.4 V, stepping 0.1 V, Vds = 1 V, Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm,
Tox = 2 nm. Lines TCAD; Symbols model.
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Figure 4.14: Inversion mode DG MOSFET. Potential distribution in the middle of the channel:
(a) from source to drain (φc(xm)) and (b) from gate to gate. Parameters: Na = 1018 cm−3,
Vgs = −0.7 V to 0.3 V, stepping 0.1 V, Vds = 1 V, Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm,
Tox = 2 nm. Lines TCAD; Symbols model.
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An interesting observation can be done by plotting φs and φc of both devices versus the gate
voltage Vgs (see Fig. 4.15). In contrast to the junctionless device, the IM MOSFET’s surface
and center potential decreases with an increasing channel doping concentration. That means,
increasing Na will reduce the maximum output current Ids of the IM device, due to increased
scattering mechanisms inside the channel region and the resulting reduced carrier mobility.
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Figure 4.15: Inversion mode DG MOSFET. 2-D potentials φs and φc at Lg = 22 nm with
Na = 1015 cm−3 and 1018 cm−3 versus gate voltage. All other parameters are given in Fig. 4.14.
4.4 Electrical Model Parameters
This section intends to explain how the electrical model parameters are derived and verified.
The parameters addressed are the threshold voltage VT , the drain-induced barrier lowering
(DIBL) and the subthreshold slope S. Beside their derivation, an intensive verification versus
TCAD simulation data is performed. Important effects are worked out and discussed.
4.4.1 Threshold Voltage
Threshold voltage models, for instance for junctionless transistors, with different device struc-
tures (i.e. nanowire FETs, and DG MOSFETs) were proposed in [87, 94, 99]. All of them
assume a channel length of 200 nm up to 1µm. By using the approach below, it is possible to
calculate VT for long- and short-channel devices with Lg down to 22 nm.
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The threshold voltage VT is defined as the gate bias at which the value of a minimum
potential φ(V ∗g ) equals the value of the potential φT (Fig. 4.16) [127]. Or in other words,
threshold voltage occurs at that point where the mobile charge density equals the fixed charge
density.The position of the minimum potential xm inside the channel region is calculated by
equation (4.27). The potential called φT is approximated by:
φT ≈ Vth ln
(
Na/d
ni
)
. (4.57)
Figure 4.16: The upper figure shows the longitudinal cross-section of a DG device including
its doping profile. The band diagram from source to drain at threshold voltage is schematically
drawn below, whereby the parameter φT is defined as the difference between the Fermi level Ef
in source region and intrinsic level Ei at the potential barrier xm inside the channel region.
It should be noted that the Fermi level Ef in source region lies above the conduction band
Ec due to the very high doping concentration (Nsd = 1020 cm−3), which leads to a degenerate
semiconductor [22]. The difference between both (Ef and Ec) is 0.03 eV, whereby this value was
found and extracted from TCAD simulations. Assuming a linear relation between φ(Vgs) and
the voltage Vgs in subthreshold region, the threshold voltage VT is obtained trough extrapolating
to higher gate biases [27]. The expression for the threshold voltage is derived from Fig. 4.17 in
terms of the applied gate bias Vgs, the potential φT and φ(Vgs) [127].
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Figure 4.17: The threshold voltage is defined as Vgs = VT at φ(φT ) = φ(Vgs), with dVg as the
voltage difference between the two chosen gate voltages.
Since the main conduction mechanism of an IM MOSFET relies on a surface current, VT is
defined in terms of the 2-D surface potential φs. In contrast, the main conduction mechanism
in JL MOSFETs relies on a bulk current, wherefore VT is defined in terms of the 2-D center
potential φc. For the implementation dVg is set to 0.01 V. It was experimentally found that, if
the value of dVg is too large, the accuracy for the calculation of VT decreases. V ∗g is a given
gate-source voltage in the subthreshold regime.
VT (JL/IM) = V ∗g + dVg
(
φT − φ(c/s)(V ∗g )
φ(c/s)(V ∗g + dVg)− φ(c/s)(V ∗g )
)
(4.58)
Threshold Voltage Verification - Junctionless DG MOSFET
In the following, the results for the modeled threshold voltage are presented. The model is
compared versus TCAD simulations, whereby the threshold voltage from TCAD was extracted
by using the constant current method at matched Ioff = 100 nA. All other TCAD simulation
setups are described in section 4.3.
VT,TCAD = Vgs|Ids=Ioff ·WchLg (4.59)
From Fig. 4.18(a) one can see that the threshold voltage model is in good agreement with
the 2-D simulation data. It is clearly shown that the threshold voltage is strongly influenced
by the device’s channel length. As expected VT decreases with Lg. This effect is even more
pronounced at high Vds, due to the reduced potential barrier at source, which results in an
increased injection of electrons into the channel region and therefore gives higher currents.
Another effect is, that the threshold voltage decreases with an increasing doping concentration.
UNIVERSITAT ROVIRA I VIRGILI 
ANALYTICAL COMPACT MODELING OF NANOSCALE MULTIPLE-GATE MOSFETS. 
Thomas Holtij 
Dipòsit Legal: T 1670-2014
59 4.4 Electrical Model Parameters
20 40 60 80 100
-0.3
-0.2
-0.1
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
Vds = 0.05 V
Vds = 1 V
Vds = 1 V
TCAD   Model
         Nd = 1e18 cm
-3
         Nd = 1e19 cm
-3
V
T [
V
]
Lg [nm]
Vds = 0.05 V
(a)
1018 1019
-0.7
-0.6
-0.5
-0.4
-0.3
-0.2
-0.1
0.0
0.1
0.2
0.3
0.4
0.5
0.6
Vds = 1 V
Vds = 0.05 / 1 [V]
TCAD   Model
         Lg = 22 nm
         Lg = 100 nm
V
T [
V
]
Nd [cm
-3]
Vds = 0.05 V
(b)
Figure 4.18: Junctionless DG MOSFET. (a) Threshold voltage VT versus channel length Lg.
(b) VT versus doping concentration Nd. Parameters: Nd = 1 · 1018 cm−3 to 2 · 1019 cm−3, Vds =
0.05 / 1 [V], Lg = 22 nm to 100 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm.
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Investigating the VT for different doping concentrations (Fig. 4.18(b)) shows that VT is
strongly degraded for doping concentrations exceeding Nd = 1 · 1019 cm−3. This effect was also
shown in [88]. To achieve suitable positive threshold voltages for such highly doped devices,
a gate material (p+ poly-Si) with a very high work function is needed [32]. At a channel
length about 22 nm and drain voltage of 1 V, the threshold voltage drops to VT ≈ −0.7 V.
Under the same conditions, VT ≈ −0.5 V for a device with a channel length about 100 nm.
When Lg = 100 nm, an increasing drain voltage has less influence on VT than in the case of
Lg = 22 nm. All calculated and simulated threshold voltages are summarized in Table 4.4.
Lg [nm] Nd [cm−3] VT,Model [V] VT,TCAD [V]
22 1 · 1018 0.335 / 0.213 0.33 / 0.22
22 5 · 1018 0.146 / 0.020 0.14 / 0.03
22 1 · 1019 -0.082 / -0.220 -0.09 / -0.21
22 2 · 1019 -0.545 / -0.684 -0.54 / -0.67
32 1 · 1018 0.362 / 0.324 0.36 / 0.32
32 1 · 1019 -0.041 / -0.084 -0.04 / -0.08
65 1 · 1018 0.387 / 0.385 0.38 / 0.37
65 1 · 1019 -0.032 / -0.034 -0.02 / -0.03
100 1 · 1018 0.390 / 0.390 0.39 / 0.39
100 5 · 1018 0.210 / 0.210 0.21 / 0.20
100 1 · 1019 -0.006 / -0.006 -0.01 / -0.02
100 2 · 1019 -0.471 / -0.471 -0.46 / -0.47
Table 4.4: Calculated and simulated threshold voltage extracted from Fig. 4.18. With VT at
Vds = 0.05 / 1 [V].
Threshold Voltage Verification - Inversion Mode DG MOSFET
The IM devices show a different behavior of VT when plotted against Lg (Fig. 4.19(a)). VT
decreases with Lg, whereby this effect is even stronger with an increasing Vds. However, contrary
to junctionless devices, the threshold voltage is less, almost not, affected by altering channel
doping concentrations Na (it must be noted that two ordinates are used to display the results
for VT ). Investigating the threshold voltage detailed versus the channel doping concentration
Na (Fig. 4.19(b)) it becomes apparent that, the effect of an altering Na on VT is negligible.
Even when increasing Na from an lightly doped channel region (Na = 1 · 1015 cm−3) to highly
doped (Na = 1 · 1018 cm−3), the threshold voltage does not vary much. The difference in VT at
Lg = 100 nm and Lg = 22 nm with Vds = 1 V is then around 0.03 V. All threshold voltages are
finally summarized in Table 4.5.
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Figure 4.19: Inversion mode DG MOSFET. (a) Threshold voltage VT versus channel length
Lg. (b) VT versus doping concentration Na. Parameters: Na = 1 · 1015 cm−3 to 1 · 1018 cm−3,
Vds = 0.05 / 1 [V], Lg = 22 nm to 100 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm.
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Lg [nm] Na [cm−3] VT,Model [V] VT,TCAD [V]
22 1 · 1015 0.382 / 0.300 0.38 / 0.28
22 1 · 1016 0.382 / 0.300 0.38 / 0.28
22 1 · 1017 0.394 / 0.310 0.39 / 0.28
22 1 · 1018 0.412 / 0.340 0.40 / 0.31
32 1 · 1015 0.412 / 0.390 0.41 / 0.37
32 1 · 1018 0.430 / 0.402 0.44 / 0.40
65 1 · 1015 0.428 / 0.426 0.43 / 0.42
65 1 · 1018 0.454 / 0.448 0.45 / 0.44
100 1 · 1015 0.430 / 0.430 0.43 / 0.42
100 1 · 1016 0.430 / 0.430 0.43 / 0.43
100 1 · 1017 0.439 / 0.439 0.44 / 0.43
100 1 · 1018 0.464 / 0.464 0.46 / 0.45
Table 4.5: Calculated and simulated threshold voltage extracted from Fig. 4.19. With VT at
Vds = 0.05 / 1 [V].
4.4.2 Drain-Induced Barrier Lowering
The drain-induced barrier lowering effect is defined in terms of a threshold voltage shift. By
using the calculated and simulated values of the threshold voltage of both device types, namely
the inversion mode and the junctionless DG MOSFET, it is possible to investigate the device’s
electrostatic behavior in the subthreshold region.
DIBL = VT |Vds=0.05V − VT |Vds=1V (4.60)
DIBL Verification - Junctionless DG MOSFET
From Fig. 4.20 one can see that the calculated DIBL is in good agreement with the simulation
data. The results prove that the DIBL increases with a decreasing channel length (Fig. 4.20(a)).
Since the difference in DIBL, at a channel length of 22 nm, between a doping concentration
about Nd = 1 · 1018 cm−3 and Nd = 1 · 1019 cm−3 is relatively small (i.e. 0.017 V), one can
estimate that an increasing doping concentration has less influence towards the DIBL than a
decreasing channel length [127]. A prove of this estimation can be found from Fig. 4.20(b). One
can see that the DIBL does not change (approximately 1 mV) at Lg = 100 nm and a doping
concentration varying from Nd = 1 · 1018 cm−3 to Nd = 2 · 1019 cm−3. This behavior in DIBL
is due to the device’s long-channel nature. By scaling the channel length down to 22 nm, using
the same range for the doping concentration, the DIBL starts to vary slightly up to values
about 15 mV, whereby the DIBL increases continuously with the doping concentration. This
behavior was also shown in [115].
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Figure 4.20: Junctionless DG MOSFET. (a) Behavior of DIBL versus channel length Lg, which
is varied from 22 nm to 100 nm. (b) DIBL versus doping concentration Nd, altered from Nd =
1 · 1018 cm−3 to Nd = 2 · 1019 cm−3. Parameters: Vds = 0.05 / 1 [V], Lsd = 10 nm, Tch = 10 nm,
Tox = 2 nm.
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The investigation of the DIBL, especially at short-channel sizes, is therefore an important
task in order to prevent operational failures in such devices due to the SCEs [127]. Table 4.6
summarizes the calculated and simulated values for the DIBL of the junctionless DG MOSFET.
Lg [nm] Nd [cm−3] DIBLModel [mV] DIBLTCAD [mV]
22 1 · 1018 122 110
22 5 · 1018 126 110
22 1 · 1019 138 120
22 2 · 1019 139 130
32 1 · 1018 38 40
32 1 · 1019 43 40
65 1 · 1018 2 10
65 1 · 1019 4 10
100 1 · 1018 0 10
100 5 · 1018 0 10
100 1 · 1019 0 10
100 2 · 1019 0 10
Table 4.6: Calculated and simulated DIBL extracted from Fig. 4.20.
DIBL Verification - Inversion Mode DG MOSFET
A close observation of the DIBL in inversion mode DG MOSFETs shows, that its subthreshold
characteristics are slightly better than in the previously discussed junctionless device (see Fig.
4.21). In (a) the DIBL is plotted versus the channel length. The model matches well the
TCAD data, whereby it slightly underestimates the DIBL (mV range). The DIBL increases
with decreasing Lg, whereby an altering Na has only a minor influence. In (b) the results are
shown for DIBL versus Na. As mentioned, the DIBL is almost not affected when the channel
doping concentration is increased from lightly to highly doped values (Na = 1 · 1015 cm−3 to
Na = 1 · 1018 cm−3). Even by shrinking the channel length down to 22 nm, the DIBL remains
nearly unchanged. The difference is around 10 mV over the entire range of Na. Table 4.7
summarizes the corresponding calculated and simulated values.
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Figure 4.21: Inversion mode DG MOSFET. (a) Behavior of DIBL versus channel length Lg,
which is varied from 22 nm to 100 nm. (b) DIBL versus doping concentration Na, altered from
Na = 1 · 1015 cm−3 to Na = 1 · 1018 cm−3. Parameters: Vds = 0.05 / 1 [V], Lsd = 10 nm,
Tch = 10 nm, Tox = 2 nm.
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Lg [nm] Na [cm−3] DIBLModel [mV] DIBLTCAD [mV]
22 1 · 1015 82 100
22 1 · 1016 83 100
22 1 · 1017 84 100
22 1 · 1018 85 110
32 1 · 1015 22 40
32 1 · 1018 28 40
65 1 · 1015 2 10
65 1 · 1018 6 10
100 1 · 1015 0 10
100 1 · 1016 0 10
100 1 · 1017 0 10
100 1 · 1018 0 10
Table 4.7: Calculated and simulated DIBL extracted from Fig. 4.21.
4.4.3 Subthreshold Slope
The 2-D subthreshold slope S is modeled by the expressions presented in [27] and [139]. S is
expressed in terms of the surface or the center potential, depending on the device type, at two
distinct gate biases ((V ∗g ) and (V ∗g + dVg)). Again, dVg is set to 0.01 V (compare with section
4.4.1).
S(JL/IM) = Vth ln(10) ·
(
dVg
φ(c/s)(V ∗g + dVg)− φ(c/s)(V ∗g )
)
, (4.61)
where Vth = k T/q is the thermal voltage. From equation (4.61) one can see that the accuracy
of the modeled potentials is essential, in order to correctly predict the subthreshold slope.
Subthreshold Slope Verification - Junctionless DG MOSFET
To validate the predictive ability of the model Fig. 4.22(a) (it must be noted that two ordinates
are used to display the results for S) and Fig. 4.22(b) show the subthreshold slope S as a
function of channel length and doping concentration, respectively. The close proximity of the
source/drain depletion regions, at short-channel sizes, reduces the ability of the gate electrode
to sufficiently control the channel region, thus worsening the subthreshold slope. Here, the
SCEs on S are well covered by the model. Additionally, it is found that S does not differ much
between low and high drain biases. The change in S when the channel doping concentration
is varied is negligible, as confirmed by Fig. 4.22(b). Table 4.8 summarizes the calculated and
simulated values for S of the junctionless DG MOSFET.
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Figure 4.22: Junctionless DG MOSFET. (a) Behavior of S versus channel length Lg, which
is varied from 22 nm to 100 nm. (b) S versus doping concentration Nd, altered from Nd = 1 ·
1018 cm−3 to Nd = 2 · 1019 cm−3. Parameters: Vds = 0.05 / 1 [V], Lsd = 10 nm, Tch = 10 nm,
Tox = 2 nm.
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Lg [nm] Nd [cm−3] SModel [mV/dec] STCAD [mV/dec]
22 1 · 1018 82.1 / 84.8 81.8 / 84.7
22 5 · 1018 80.9 / 81.5 81.1 / 80.3
22 1 · 1019 81.3 / 82.0 80.8 / 80.2
22 2 · 1019 81.0 / 81.3 80.1 / 80.1
32 1 · 1018 66.7 / 66.3 67.5 / 67.8
32 1 · 1019 66.5 / 66.4 67.0 / 66.6
65 1 · 1018 59.8 / 59.8 61.0 / 60.1
65 1 · 1019 59.8 / 59.8 60.8 / 60.4
100 1 · 1018 59.5 / 59.5 60.2 / 60.0
100 5 · 1018 59.5 / 59.5 60.0 / 59.8
100 1 · 1019 59.5 / 59.5 60.0 / 59.8
100 2 · 1019 59.5 / 59.5 60.0 / 59.8
Table 4.8: Calculated and simulated values of the subthreshold slope extracted from Fig. 4.22.
With S at Vds = 0.05 / 1 [V].
Subthreshold Slope Verification - Inversion Mode DG MOSFET
When plotting the subthreshold slope S as a function of the channel length Lg one can see that
the subthreshold slope worsens with a shortening Lg (see Fig. 4.23(a)). S decreases from a
nearly ideal value of S ≈ 60 mV/dec at Lg = 100 nm to S ≈ 80 mV/dec at Lg = 22 nm. Only a
minor change in S can be observed when the channel doping concentration is increased from
1 · 1015 cm−3 to 1 · 1018 cm−3. From Fig. 4.23(b) it becomes clear that increasing Na does
not affect the device’s subthreshold slope. Even highly doped channels show almost the same
value for S as do the lightly doped ones. On the other hand, a shortening channel length
strongly affects the device’s subthreshold characteristics, due to SCEs. For a better overview, all
calculated and simulated values of the subthreshold slope of the inversion mode DG MOSFET
are summarized in Table 4.9.
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Figure 4.23: Inversion mode DG MOSFET. (a) Behavior of S versus channel length Lg, which
is varied from 22 nm to 100 nm. (b) S versus doping concentration Na, altered from Na = 1 ·
1015 cm−3 to Na = 1 · 1018 cm−3. Parameters: Vds = 0.05 / 1 [V], Lsd = 10 nm, Tch = 10 nm,
Tox = 2 nm.
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Lg [nm] Na [cm−3] SModel [mV/dec] STCAD [mV/dec]
22 1 · 1015 79.1 / 79.1 79.0 / 80.1
22 1 · 1016 79.1 / 79.6 79.1 / 80.3
22 1 · 1017 79.2 / 79.8 79.3 / 80.7
22 1 · 1018 79.4 / 79.8 79.3 / 80.5
32 1 · 1015 66.9 / 66.8 66.4 / 66.7
32 1 · 1018 66.9 / 66.9 66.3 / 66.5
65 1 · 1015 60.5 / 60.1 60.9 / 60.6
65 1 · 1018 60.2 / 60.0 60.8 / 60.4
100 1 · 1015 59.5 / 59.5 60.1 / 60.0
100 1 · 1016 59.5 / 59.5 60.1 / 59.9
100 1 · 1017 59.5 / 59.5 59.9 / 59.9
100 1 · 1018 59.5 / 59.5 59.8 / 59.8
Table 4.9: Calculated and simulated values of the subthreshold slope extracted from Fig. 4.23.
With S at Vds = 0.05 / 1 [V].
4.5 Unified Charge Density Model
First of all, let’s recall that the current in JL MOSFETs differs between depletion and in accu-
mulation mode, which corresponds to volume and surface conduction, respectively. Therefore,
each mode has its own effective gate capacitance - Ceff and Cox, respectively [86]. The effective
gate capacitance (per unit area) is then given as:
Ceff,JL = (1/Cox + 1/Cdep)−1, (4.62)
with Cdep = (4 εSi/Tch) as the depletion capacitance (per unit area). If an IM MOSFET is
considered, the effective gate capacitance simply equals the oxide capacitance.
Ceff,IM = Cox. (4.63)
In the following, the charge density model is derived for the case of a JL device, whereby it
is also applicable for IM MOSFETs if the sign of the depletion charge is reversed accordingly
(compare with section 4.1.1).
To realize a smooth transition between the depletion and the accumulation regime the
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functions Vg1 and Vg2 are introduced [27].
Vg1 = Vfit +
 ln
(
1 + exp (C1 (V ′g − Vfit))
)
ln (1 + exp(C1))
 (4.64)
Vg2 = V ′g − Vg1 + Vfit, (4.65)
where Vfit is the voltage at which the transition between both operating regimes occurs and
C1 =
ln(10)
2S . (4.66)
Below Vfit on x-axis (Fig. 4.24), Vg1 takes the value of Vfit and above it increases to Vgs,max.
On the opposite side, Vg2 takes the value of Vfit above Vfit on x-axis and below it decreases to
Vgs,min. By applying these smoothing functions continuity at flat-band condition is guaranteed
[140].
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Figure 4.24: Illustration of the smoothing functions Vg1 and Vg2.
So far, Vfit is treated as an adjustable parameter which depends on the doping concentration
Nd within the channel region, the device’s gate length Lg and the drain voltage Vds. Besides,
Vfit does not change much when considering small channel thicknesses (around 10 nm) and
doping concentrations up to Nd = 1019 cm−3, but remains close to the value of VT and therefore
requires only minor adjustments. In the case of inversion mode transistors Vfit is set to infinity,
since only surface conduction is considered and the bulk current is of minor importance.
UNIVERSITAT ROVIRA I VIRGILI 
ANALYTICAL COMPACT MODELING OF NANOSCALE MULTIPLE-GATE MOSFETS. 
Thomas Holtij 
Dipòsit Legal: T 1670-2014
4 DC Model 72
By assuming that only the charge carriers, which are able to overcome the potential barrier
inside the device’s channel region contribute to the total current Ids, the integral mobile charge
Qm,2D (per unit area) - at the potential barrier (position xm) at threshold voltage VT - is
derived by using Boltzmann statistics for a parabolic approximation of the potential profile
within a double-gate device [27]. Here, the discrete 2-D solutions for the surface and center
potential φs and φc, respectively, are inherently included in the calculations for the charges.
Qm,2D(VT ) = q ni · fQm,2D · exp
(
φs(VT )
Vth
)
(4.67)
fQm,2D = exp(gQm,2D) ·
( √
pi Tch/2
2√gQm,2D
)
· erf
{√
gQm,2D
}
(4.68)
gQm,2D = abs
(
φc(VT )− φs(VT )
Vth
)
(4.69)
In the next step, the derivation of the 1-D mobile charge is addressed. By assuming volume
conduction and without considering 2-D effects the 1-D mobile charge Qm can be expressed as:
Qm = q
Tch/2∫
−Tch/2
ni · exp
(
φavg
Vth
)
dy = q ni Tch · exp
(
φavg
Vth
)
. (4.70)
The potential φavg represents an average potential, which is assumed to be constant from gate
to gate. Solving for ∂Qm/∂φavg then leads to:
∂Qm
∂φavg
= q ni Tch
Vth
· exp
(
φavg
Vth
)
= Qm
Vth
. (4.71)
By relating the charge per gate to the electric field strength in the oxide, 1-D Poisson’s
equation can be written in terms of 1-D mobile charge and fixed donor charge.
Qm
2 +
Qf
2 =
q ni Tch
2 · exp
(
φavg
Vth
)
+
(
−q Nd Tch2
)
= Cox
(
V ′g − (φavg − φfn)
)
, (4.72)
with φfn as the electron quasi-Fermi level (see section 4.5.1, Fig. 4.25).
φfn = Vth ln
(
Nd
ni
)
(4.73)
From Eq. (4.72) one obtains:
Vg =
(
q ni Tch
2 · exp
(
φavg
Vth
)
− q Nd Tch2
) 1
Cox
+ Vfb + (φavg − φfn), (4.74)
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and
∂Vg
∂φavg
= q ni Tch2Cox Vth
· exp
(
φavg
Vth
)
+ 1. (4.75)
Solving for ∂Qm/∂Vg with Eq. (4.71) and (4.75) yields:
∂Qm
∂Vg
= ∂Qm
∂φavg
· ∂φavg
∂Vg
= Qm
Vth
· 1
Qm
2Cox Vth + 1
. (4.76)
4.5.1 Charges in Depletion
For a better understanding, a detailed sketch of the corresponding band diagram, from gate to
gate, of a JL DG n-MOSFET is given in Fig. 4.25. For φavg < φfn in Eq. (4.72) the device
operates in the depletion regime.
Figure 4.25: Sketch of the energy band diagram of the JL DG n-MOSFET in depletion region.
The Fermi level in the channel is used as reference.
So far, Eq. (4.76) lacks of a proper description for subthreshold slope degradation due to
SCEs. For that reason, an empirical modification in order to account for subthreshold slope
degradation and volume conduction in that regime is introduced. This is the factor α and
the effective gate capacitance Ceff , respectively [28, 86]. The effective gate capacitance Ceff
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compensates for the non-constant potential profile in depletion, which was assumed in Eq.
(4.70). The ratio α of the degraded slope and the ideal slope (slope degradation factor) is
defined as:
α = S
S1D
= S60 mV/dec , (4.77)
where S represents the subthreshold slope from Eq. (4.61), which includes the two-dimensional
effects. Equation (4.76) then modifies to:
∂Qm,dep
∂Vg,dep
= Qm,dep
Vth
· 1
Qm,dep
2Ceff Vth + α
, (4.78)
with Qm,dep as the mobile charge in depletion region. By rearranging Eq. (4.78) for ∂Vg one
gets:
∂Vg,dep =
(
αVth
Qm,dep
+ 12Ceff
)
∂Qm,dep. (4.79)
In order to include 2-D effects, the expression for the mobile charge at the potential barrier
(Qm,2D(VT )) is introduced to the integral. The charges in depletion region are then obtained
by integrating and solving for Qm,dep afterwards.
Vg2∫
VT
dVg,dep =
Qm,dep∫
Qm,2D(VT )
(
αVth
Qm,dep
+ 12Ceff
)
dQm,dep (4.80)
Vg2 − VT = αVth ln
(
Qm,dep
Qm,2D(VT )
)
+ Qm,dep −Qm,2D(VT )2Ceff (4.81)
To derive the expression for Qm,dep, which incorporates 2-D effects, the first branch of
Lambert’s W-function L is applied to Eq. (4.81), leading to:
Qm,dep = 2Ceff Vth α × L
Qm,2D(VT ) · exp
(
Qm,2D(VT )−2Ceff (VT−Vg2)
2Ceff Vth α
)
2Ceff Vth α
 . (4.82)
4.5.2 Charges in Accumulation
The device operates in accumulation region if the potential φavg from Eq. (4.72) is larger than
the electron quasi-Fermi potential φfn (φavg > φfn; see Fig. 4.26). To describe the charges in
the accumulation regime the approach from Eq. (4.70) is used. The reason is that flat-band
condition in JL devices occurs well above VT , almost in the accumulation regime, making them
easy to model. It is assumed that no SCEs are present in the accumulation region and that the
current relies on surface conduction, which corresponds to the effective gate capacitance Cox.
These assumptions lead to the following modification of Eq. (4.76), where Qm,acc,s represents
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Figure 4.26: Sketch of the energy band diagram of the JL DG n-MOSFET in accumulation
region. The Fermi level in the channel is used as reference.
the mobile charge in accumulation region at the source end of the channel.
∂Qm,acc,s
∂Vg,acc
= Qm,acc,s
Vth
· 1
Qm,acc,s
2Cox Vth + 1
, (4.83)
with
∂Vg,acc =
(
Vth
Qm,acc,s
+ 12Cox
)
∂Qm,acc,s. (4.84)
Qm,acc,s is derived by using the following integral together with the smoothing function Vg1 and
Qm,dep(Vfit).
Vg1∫
Vfit
dVg,acc =
Qm,acc,s∫
Qm,dep(Vfit)
(
Vth
Qm,acc,s
+ 12Cox
)
dQm,acc,s (4.85)
Vg1 − Vfit = Vth ln
(
Qm,acc,s
Qm,dep(Vfit)
)
+ Qm,acc,s −Qm,dep(Vfit)2Cox . (4.86)
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Applying the first branch of Lambert’s W-function L leads finally to:
Qm,acc,s = 2Cox Vth × L
Qm,dep(Vfit) · exp
(
Qm,dep(Vfit)−2Cox (Vg1−Vfit)
2Cox Vth
)
2Cox Vth
 . (4.87)
The mobile charge in accumulation region at the drain end of the channel Qm,acc,d is then
computed to:
Qm,acc,d = Qm,acc,s −
(
2Cox V˜dss
)
, (4.88)
where V˜dss represents a modified saturation voltage, which is used to smoothly limit Vdss to its
lower bound Vdss,Qm,acc,s [28].
V˜dss = Vdss,Qm,acc,s ·
[
1− 1
B1
· ln
(
1 + exp
(
A1 ·
(
1− Vdss
Vdss,Qm,acc,s
)))]
, (4.89)
with
B1 = ln (1 + exp(A1)) (4.90)
and
Vdss,Qm,acc,s =
Qm,acc,s
2Cox
·
(
1− exp
(
−Vds
Vth
))
. (4.91)
The function Vdss, which smooths the linear to the saturation region is given by:
Vdss = Vdsat ·
[
1− 1
B2
· ln
(
1 + exp
(
A2 ·
(
1− Vds
Vth
)))]
, (4.92)
where
B2 = ln (1 + exp(A2)) (4.93)
The parameters A1 and A2 are adjustable which range between 1 and 5. The equation of the
saturation voltage is readily obtained from a standard text book [22]:
Vdsat =
Vg1 − VT + LgEp
Ep/Ecrit − 1 ·
(√
1 + 2(Vg1 − VT )LgEp(Ep/Ecrit − 1)
(Vg1 − VT + LgEp)2
− 1
)
, (4.94)
with Ep as the electric field at pinch-off point and Ecrit as the critical electric field.
Ecrit =
vsat
µ0
, (4.95)
whereby vsat and µ0 represent the saturation velocity of the charge carriers and the low-field
mobility, respectively.
In Fig. 4.27 the separated components of the calculated mobile charge Qm,acc at zero drain
voltage are illustrated. The modeled charges incorporate the smoothing functions Vg1 and Vg2
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from equations (4.64) and (4.65), respectively (which were illustrated in Fig. 4.24). To visualize
the transition point, Qm,dep which is saturated above Vfit and the component (Qm,acc−Qm,dep)
which is saturated below Vfit are displayed.
 Qm,acc
(Qm,acc - Qm,dep)
Vfit
0.0
2.0x10 -6
4.0x10 -6
6.0x10 -6
8.0x10 -6
1.0x10 -5
Figure 4.27: Illustration of the mobile charge and its separated components. Device parame-
ters: Vds = 0 V, Nd = 1 · 1018 cm−3, Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm.
4.6 Modeling the Drain Current
By redefining Qm,acc,s and Qm,acc,d (from equations (4.87) and (4.88)) as Qs and Qd, respectively,
the final current equation, which is valid in all operating regions, takes the simple form [141]:
Ids =
µWch
Lg
Vth (Qs −Qd) +
(
Qs
2 −Qd2
)
4Cox
 , (4.96)
withWch as the device’s width. Equation (4.96) was shown to fit very well for standard inversion
mode DG MOSFETs. However, if a junctionless device is considered a modification, which
accounts for the different operating modes (volume and surface conduction), is mandatory in
order to correctly model the drain current in such devices. To maintain continuity of the drain
current, even at derivatives of higher-order, a simple hyperbolic tangent function is introduced.
f = a− b · tanh (c · (x− d)) (4.97)
UNIVERSITAT ROVIRA I VIRGILI 
ANALYTICAL COMPACT MODELING OF NANOSCALE MULTIPLE-GATE MOSFETS. 
Thomas Holtij 
Dipòsit Legal: T 1670-2014
4 DC Model 78
To account for subthreshold slope degradation in the depletion regime, the parameters a, b, c
and d from Eq. (4.97) are determined as:
aα˜ =
(
α
2 +
1
2
)
(4.98)
bα˜ =
(
α
2 −
1
2
)
(4.99)
cα˜ = 3 (4.100)
dα˜ = Vfit (4.101)
and x = Vgs. Using these relations in Eq. (4.97) leads to:
α˜ =
(
α
2 +
1
2
)
−
(
α
2 −
1
2
)
· tanh (3 · (Vgs − Vfit)) . (4.102)
The effect of volume conduction in the depletion region is taken into account by replacing
Ceff with C˜ (per unit area) in the drain current expression (Eq. (4.96)). The usage of the
tangent hyperbolic function gives:
aC˜ =
(
α
2 +
α
1
)
(4.103)
bC˜ =
(
α
2 −
α
1
)
(4.104)
cC˜ = cα˜ (4.105)
dC˜ = dα˜ (4.106)
C˜ =
(
Ceff
2 +
Cox
2
)
−
(
Ceff
2 −
Cox
2
)
· tanh (3 · (Vgs − Vfit)) . (4.107)
This modification allows us to smoothly and continuously model the drain current in the
depletion and the accumulation operating regime. If Vgs < Vfit, the effective gate capacitance
is expressed as C˜ = Ceff and the subthreshold slope degradation factor as α˜ = α. If Vgs > Vfit,
the parameter C˜ is expressed as C˜ = Cox and the effect of the subthreshold slope degradation
vanishes with α˜ = 1. The final drain current equation, which can be used for both device types,
the inversion mode and the junctionless transistor, finally reads as:
Ids =
µWch
Lg
Vth α˜ (Qs −Qd) +
(
Qs
2 −Qd2
)
4 C˜
 , (4.108)
whereby in the case of an inversion mode device C˜ is always expressed as C˜ = Cox. It should
be noted that Eq. (4.108) inherently includes all 2-D effects through the charge density model.
In Fig. 4.28 the effective gate capacitance is displayed applying the explained modification.
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Even the derivative of third-order of C˜ does not show any discontinuities. In the same way α˜ is
taken into account.
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2 ]
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0.00
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 d3C/dVgs
3
Figure 4.28: Illustration of the modified effective gate capacitance C˜ and its third derivative
versus gate-source voltage Vgs. The transition from the depletion to the accumulation regime is
smoothly modeled by the tangent hyperbolic function.
4.7 DC Model Validation and Discussion
The DC model is compared versus numerical 2-D TCAD Sentaurus simulation data [34]. The
devices under investigation have various channel lengths and doping profiles, with a device
width of Wch = 1µm. The simulations are done at T = 300 K, using a standard drift-diffusion
transport model. Quantization effects are neglected in the following considerations since the
channel thickness is at least Tch = 10 nm [31]. For simplicity a constant mobility µ = 300 cm2/Vs
is assumed in the simulations and in the model. Important compact model metrics, such as
continuity of the drain current even at derivatives of higher-order (up to third-order) and
symmetry around Vds = 0 V are addressed and discussed.
4.7.1 Drain Current in Junctionless DG MOSFETs
Figure 4.29 shows the normalized transfer characteristics at Lg = 22 nm and 100 nm in linear
and logarithmic scale. At first sight, one can observe that the model agrees well with the
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simulation data. Second, it becomes clear that the channel length has a noticeable influence on
the device performance. At short channel sizes the current is very high, but at the cost of the
performance below threshold voltage. The electrical parameters S, VT and DIBL, as well as
the slope degradation factor α of both the long and the short-channel device are summarized
in Table 4.10, whereby the DIBL is defined by equation (4.60).
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6.0x10 -4
8.0x10 -4
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1.4x10 -3
Vds = 1 V
Vds = 0.05 V
Figure 4.29: Transfer characteristics of the JL DG n-MOSFET with Ids normalized by
(Wch/Lg). Parameters: Vds = 0.05 / 1 [V], Nd = 1019 cm−3, Lg = 22 / 100 [nm], Lsd = 10 nm,
Tch = 10 nm, Tox = 2 nm. Symbols TCAD; lines model.
Lg [nm] VT [V] DIBL [mV] S [mV/dev] α [−]
22 -0.082 / -0.220 138 81.3 / 82.0 1.36 / 1.37
100 -0.006 / -0.006 0 59.5 / 59.5 0 / 0
Table 4.10: Extracted electrical parameters of Fig. 4.29. With VT , S and α at Vds =
0.05 / 1 [V].
One can see from Fig. 4.30 that compared to TCAD simulations, the model returns
well matching results over the device’s complete operating regime. The normalized output
characteristic shows that, in the case of Lg = 100 nm the performance is worse than for
Lg = 22 nm. On the other hand, the non-saturating current at Lg = 22 nm at high Vgs and Vds
indicates the presence of SCEs, which arise mainly due to the increased impact of the drain
depletion region onto the channel region.
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Figure 4.30: Output characteristics of the JL DG n-MOSFET with Ids normalized by
(Wch/Lg). Parameters: Vgs = 0.1 V to 1.1 V stepping 0.2 V, Nd = 1019 cm−3, Lg = 22 / 100 [nm],
Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols TCAD; lines model.
The influence of an altering channel doping concentration Nd on the device performance
is investigated in Fig. 4.31. Nd is altered, whereby the source/drain doping concentrations
Nsd are kept constant. Table 4.11 contains the extracted electrical parameters, with Vds = 1 V.
From the results one can identify a strong dependency of VT on Nd. VT is strongly degraded
when Nd > 1019 cm−3, or in other words VT rolls-off (∆VT ) and tends to be negative [88]. This
effect implies that JL DG n-MOSFETs are rather not immune to variability due to the possible
random dopant fluctuation (RDF) effect, which is one of their major issues up-to-date [101, 116].
The modeled results were obtained by slightly adjusting the saturation velocity, φT and Vfit
in the model, which is plausible since an altering Nd directly impacts these parameters. The
subthreshold slope S for the presented cases was found to remain almost unchanged - even for
very high channel doping concentrations.
Nd [cm−3] 1 · 1018 5 · 1018 1 · 1019 2 · 1019
VT [V] 0.213 0.020 -0.220 -0.684
S [mV/dec] 84.4 81.5 82.0 81.3
α [−] 1.41 1.36 1.37 1.36
Table 4.11: Extracted electrical parameters of Fig. 4.31. With VT , S and α at Vds = 1 V.
UNIVERSITAT ROVIRA I VIRGILI 
ANALYTICAL COMPACT MODELING OF NANOSCALE MULTIPLE-GATE MOSFETS. 
Thomas Holtij 
Dipòsit Legal: T 1670-2014
4 DC Model 82
-1.2 -0.8 -0.4 0.0 0.4 0.8 1.2
10-13
10-12
10-11
10-10
10-9
10-8
10-7
10-6
10-5
10-4
10-3
10-2
10-1
100 TCAD   Model
     
Nd = 1e18 / 5e18 / 1e19 / 2e19 [cm
-3]
I ds
 [A
/
m
]
Vgs [V]
0.0
1.0x10 -2
2.0x10 -2
3.0x10 -2
4.0x10 -2
5.0x10 -2
6.0x10 -2
7.0x10 -2
8.0x10 -2
Figure 4.31: Transfer characteristics of the JL DG n-MOSFET. Parameters: Vds = 1 V, Nd =
1 · 1018 / 5 · 1018 / 1 · 1019 / 2 · 1019 [cm−3], Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm.
Symbols TCAD; lines model.
By altering the channel length Lg of the JL DG n-MOSFET one can observe some important
effects (Fig. 4.32). Focusing on Lg = 22 and 32 nm, one can observe strong differences in
SCEs (Table 4.12). The threshold voltage roll-off and the slope degradation are much less for
Lg = 32 nm, while maintaining a large ON-current at this channel length.
Lg [nm] 22 32 65 100
VT [V] -0.220 -0.084 -0.034 -0.006
S [mV/dec] 82.0 66.4 59.8 59.5
α [−] 1.37 1.11 ≈ 1 1
Table 4.12: Extracted electrical parameters of Fig. 4.32. With VT , S and α at Vds = 1 V.
Fig. 4.33 shows the gate transconductance gm for a 22 nm short-channel device with
Nd = 1019 cm−3 at low and high drain biases. Some discrepancies with the simulated TCAD
data and the model occur in the saturation regime at high Vgs. However, no discontinuities
are observed in the model. For convenience the absolute values of the second- and third-order
derivatives of the same device are detailed in Figs. 4.34(a) and 4.34(b), respectively.
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Figure 4.32: Transfer characteristics of the JL DG n-MOSFET. Parameters: Vds = 1 V, Nd =
1019 cm−3, Lg = 22 / 32 / 65 / 100 [nm], Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols TCAD;
lines model.
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Figure 4.33: Gate transconductance gm of the JL DG n-MOSFET. Parameters: Vds =
0.05 / 1 [V], Nd = 1019 cm−3, Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols
TCAD; lines model.
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Figure 4.34: Absolute values of: (a) Second-order derivative of the JL DG n-MOSFET. (b)
Third-order derivative of the same device. Parameters: Vds = 0.05 / 1 [V], Nd = 1019 cm−3,
Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols TCAD; lines model.
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Concerning the drain conductance gd, a fairly good agreement between the model and the
data from TCAD can be observed (Fig. 4.35).
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Figure 4.35: Drain conductance gd of the JL DG n-MOSFET. Parameters: Vgs = 0.1 V to 1.1 V
stepping 0.2 V, Nd = 1019 cm−3, Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols
TCAD; lines model.
Since symmetry around Vds = 0 V is a key property of compact models, it is addressed in
the following. The model is verified with respect to a source/drain reversal test [78], showing
the drain current Ids and its first derivative (Fig. 4.36). The results are plotted versus voltage
Vx, which is asymmetrically biasing the source and drain contacts with Vsource = −Vx and
Vdrain = +Vx, respectively. Even at Lg = 22 nm, where SCEs play an important role, Ids and
also its derivative are symmetric in the detailed regime, which proves that the developed model
passes the symmetry test.
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Figure 4.36: Source-drain symmetry test. The drain current Ids and its first derivative are
plotted versus voltage Vx. Parameters: Vx = −0.3 V to 0.3 V, Vgs = 1 V, Nd = 1019 cm−3,
Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm.
4.7.2 Drain Current in Inversion Mode DG MOSFETs
The drain current model for the standard inversion mode DG MOSFET is investigated in this
section. Starting with the comparison of the performance of a long- and short-channel device,
one can see that it all concerns about trade-off between subthreshold and above threshold
performance (Fig. 4.37(a)). The long-channel device (Lg = 100 nm) scores with an ideal
S and very low DIBL, i.e. almost no threshold voltage roll-off exists. On the other hand,
at Lg = 22 nm, the performance above VT is much better. The ON-current is much larger,
compared to its long-channel counterpart, but the OFF-current increases, which leads to an
increased power consumptions due to larger leakage currents in such devices. Table 4.13
summarizes their electrical parameters. The output characteristics of the same devices are
shown in Fig. 4.37(b).
Lg [nm] VT [V] DIBL [mV] S [mV/dev] α [−]
22 0.412 / 0.340 85 79.4 / 79.8 1.33 / 1.34
100 0.464 / 0.464 0 59.5 / 59.5 0 / 0
Table 4.13: Extracted electrical parameters of Fig. 4.37. With VT , S and α at Vds =
0.05 / 1 [V].
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Figure 4.37: (a) Transfer characteristics of the IM DG n-MOSFET with Ids normalized by
(Wch/Lg). (b) Output characteristics of the same device. Parameters: Vds = 0.05 / 1 [V], Na =
1018 cm−3, Lg = 22 / 100 [nm], Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols TCAD; lines
model.
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A very important effect in the transfer characteristics can be observed when focusing on Fig.
4.38. Contrary to junctionless devices, the shift in threshold voltage (∆VT ) in inversion mode
transistors, when altering the channel doping concentration, is almost not worth mentioning
it (∆VT ≈ 0.03 V). This behavior was already discussed and illustrated in section 4.4, Fig.
4.19(b). It becomes clear that IM transistors can handle dopant fluctuations inside the channel
region better than JL devices. In addition, one can observe that the subthreshold performance
and the DIBL are not affected by varying Na (see Table 4.14).
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Figure 4.38: Transfer characteristics of the IM DG n-MOSFET. Parameters: Vds = 0.05 / 1 [V],
Na = 1 · 1015 / 1 · 1018 [cm−3], Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols
TCAD; lines model.
Na [cm−3] 1 · 1015 1 · 1018
VT [V] 0.382 / 0.300 0.412 / 0.340
DIBL [mV] 82 85
S [mV/dec] 79.1 / 79.1 79.4 / 79.8
α [−] 1.32 / 1.32 1.33 / 1.34
Table 4.14: Extracted electrical parameters of Fig. 4.38. With VT , S and α at Vds =
0.05 / 1 [V].
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89 4.7 DC Model Validation and Discussion
In Figure 4.39, the impact of different channel lengths Lg on the device performance is
investigated. Therefore, Ids is plotted against Vgs for a varying Lg at Vds = 1 V. The model
correctly predicts the drain current for all presented cases. In log-scale, one can see that the
subthreshold slope S is a strong function of Lg. S worsens (increases) with decreasing Lg,
due to the increased electrostatic impact of the source/drain regions onto the channel area
(which can be considered as a short-channel effect). In linear-scale, the maximum drain current
is observed to correlate with Lg as well. The shorter the channel, the higher is the drain
current, because of the reduction of the device’s channel resistance. Details about the electrical
parameters of this example can be found in Table 4.15.
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Figure 4.39: Transfer characteristics of the IM DG n-MOSFET. Parameters: Vds = 1 V, Na =
1 · 1018 cm−3, Lg = 22 / 32 / 65 / 100 [nm], Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols TCAD;
lines model.
Lg [nm] 22 32 65 100
VT [V] -0.220 -0.084 -0.034 -0.006
S [mV/dec] 82.0 66.4 59.8 59.5
α [−] 1.37 1.11 ≈ 1 1
Table 4.15: Extracted electrical parameters of Fig. 4.39. With VT , S and α at Vds = 1 V.
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CHAPTER 5
AC Model
As discussed in the previous chapter, a DC model is applicable when the applied terminal
voltages do not vary with time. In this chapter a dynamic model (AC model), which is applicable
when the terminal voltages are varying with time, is developed. This dynamic behavior is a
direct result of the MOSFET’s capacitive effects. These are related to the charges stored in
the device, which require an accurate description of how they depend on the terminal voltages.
The mentioned stored charges in the device are the mobile charge Qm in the channel region,
the gate charge Qg at the gate terminal and the source/drain charges due to the pn-junctions.
For developing dynamic or transient models, one divides the device into the intrinsic and the
extrinsic part [22, 142].
• The intrinsic part: is mainly responsible for the transistor action. The responsible charges
are the gate, the mobile and the source/drain charges due to the pn-junctions (Fig. 5.1(a)).
The capacitances arising from these charges are called intrinsic or trans-capacitances.
They are normally derived from the charges which are used to calculate the steady-state
current Ids.
• The extrinsic part: includes Cov which is the parallel plate capacitance associated with
the electric field in the gate to source/drain overlap region. Cif as the inner fringing
capacitance associated with the inner electric field originating from the metallurgical
junction of the source/drain, ending beneath the gate electrode. And Cof as the outer
fringing capacitance associated with the electric field originating from the side of the gate
electrode and ending at the source/drain regions (Fig. 5.1(b)). All of these capacitances,
except for Cof , are bias dependent and must be taken into account properly in order to
correctly model the capacitive effects in MOSFETs.
The capacitive characteristics of the MOSFET are then the sum of the intrinsic and the
extrinsic parts. These capacitances are responsible for limiting the overall device performance
in terms of device switching speed [22].
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Figure 5.1: Illustration of the (a) intrinsic and (b) extrinsic capacitances of a MOSFET. Ld
denotes the gate overlap region.
5.1 Charge-Based Capacitance Models
Since the terminal charges Qj are a function of the applied terminal voltages (Vg, Vs, Vd) the
terminal current ij can generally be expressed as [22]:
ij =
dQj
dt
= ∂Qj ∂Vg
∂Vg ∂t
+ ∂Qj ∂Vs
∂Vs ∂t
+ ∂Qj ∂Vd
∂Vd ∂t
, (5.1)
where j = G,S,D. A three-terminal device, such as the DG MOSFET, therefore consists of
nine nonreciprocal capacitances, which must be described in an appropriate manner in order to
run small-signal simulations. These capacitances are defined as:
Cij =

−∂Qi
∂Vj
, if i 6= j i,j = G,S,D
+∂Qi
∂Vj
, if i = j,
(5.2)
whereby this expression can be rewritten in form of a capacitance matrix.
Cij =

Cgg −Cgd −Cgs
−Cdg Cdd −Cds
−Csg −Csd Css
 (5.3)
Each element Cij of this capacitance matrix describes the dependence of the charge at the
terminal i with respect to the voltage applied at the terminal j, while all other voltages remain
unchanged. Applying the charge conservation law [143, 144], the following relations between
the capacitances can be derived from the above matrix.
Css = Csd + Csg = Cds + Cgs (5.4)
Cgg = Cgs + Cgd = Csg + Cdg (5.5)
Cdd = Cds + Cdg = Csd + Cgd (5.6)
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One can see that only four capacitances are left independent from each other, which simplifies
the calculations. The capacitances Css, Cgg and Cdd are referred to as the terminal capacitances
(source, gate and drain) and the others are called intrinsic or trans-capacitances.
The following charge-based model for the capacitances will be derived under the assumption
that the quasi-static (QS) condition holds. That is, the terminal voltages vary sufficiently
slow so that the stored charges can follow variations in the terminal voltages. Nevertheless,
if the parasitic capacitances are low and if the changes in the input waveforms are too fast,
the assumption of quasi-static operation is invalid, wherefore a non-quasi-static (NQS) model
should be applied [22, 145].
5.2 Modeling the Total Charges
The DG MOSFET is a three terminal device. Therefore, only three terminal charges, i.e. QG,
QD and QS , associated with gate, drain, and source, respectively, must be calculated. The
total channel charge is obtained by integrating the channel charge density along the channel.
The total charges at drain and source are obtained by adapting Ward-Dutton’s linear charge
partition method. This method is widely accepted and was shown to return accurate results in
bulk MOSFETs [56, 146].
QC = −Wch
Lg∫
0
Qdx (5.7)
QD = Wch
Lg∫
0
x
Lg
Qdx (5.8)
QS = Wch
Lg∫
0
(
1− x
Lg
)
Qdx, (5.9)
with QC as the total channel charge. Adopting the drift-diffusion model, and rearranging for
dx results in:
dx =
(
−Wch µ
Ids
·Q
)
dV. (5.10)
dV is represented by equation (4.79) and reads as:
dV =
(
α˜ Vth
Q
+ 1
2 C˜
)
dQ, (5.11)
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whereby α˜ and C˜ are given by equations (4.102) and (4.107), respectively. Substituting dx and
dV into Eq. (5.7) allows the integral to be carried out.
QC = −Wch
Lg∫
0
Qdx
= −Wch
Vds∫
0
Q ·
(
−Wch µ
Ids
·Q
)
dV
= −Wch
Qd∫
Qs
Q ·
(
−Wch µ
Ids
·Q
)
·
(
α˜ Vth
Q
+ 1
2 C˜
)
dQ
= Wch
2 µ
Ids
Qd∫
Qs
Q2
(
α˜ Vth
Q
+ 1
2 C˜
)
dQ
= Wch
2 µ
Ids
[
Q3
6 C˜
+ Q
2 α˜ Vth
2
]Qd
Qs
(5.12)
Qs and Qd represent the charge densities at source and drain, respectively, and Ids the drain
current. The resulting expression of QC is given in appendix A. The total gate charge QG is
finally obtained from the charge neutrality condition.
QG = −QC −QOX −QF , (5.13)
where QOX ≈ 0 and QF are the total fixed charges at the silicon-to-oxide interface and in the
channel region, respectively.
QF = Wch Lg · (±q Nb Tch) , (5.14)
where the (+) sign is for p-type semiconductors (Nb = Na) and the (−) sign is for n-type
semiconductors (Nb = Nd).
Preliminary to the calculation of the total charges at drain and source (QD and QS),
equation (5.10) is integrated along the channel to yield x, whereby dV from Eq. (5.11) is
directly substituted. The rest of the calculations then follow the same principle as presented
for QC .
x∫
0
dx = −Wch µ
Ids
Q∫
Qs
Q ·
(
α˜ Vth
Q
+ 1
2 C˜
)
dQ
x = −Wch µ
Ids
Q∫
Qs
(
α˜ Vth +
Q
2 C˜
)
dQ
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x = +Wch µ
Ids
[
α˜ VthQ+
Q2
4 C˜
]Qs
Q
(5.15)
By using dx, dV and x in Eq. (5.8) and (5.9) the integrals can be solved for QD and QS .
QD = Wch
Qd∫
Qs
Wch µ
Ids Lg
[
α˜ VthQ+
Q2
4 C˜
]Qs
Q
·Q ·
(
−Wch µ
Ids
·Q
)
·
(
α˜ Vth
Q
+ 1
2 C˜
)
dQ
= −Wch
3 µ2
Ids
2 Lg
Qd∫
Qs
Q2
[
α˜ VthQ+
Q2
4 C˜
]Qs
Q
·
(
α˜ Vth
Q
+ 1
2 C˜
)
dQ (5.16)
QS = Wch
Qd∫
Qs
1− Wch µ
Ids Lg
[
α˜ VthQ+
Q2
4 C˜
]Qs
Q
 ·Q · (−Wch µ
Ids
·Q
)
·
(
α˜ Vth
Q
+ 1
2 C˜
)
dQ
= −Wch
2 µ
Ids
Qd∫
Qs
Q2
1− Wch µ
Ids Lg
[
α˜ VthQ+
Q2
4 C˜
]Qs
Q
 · ( α˜ Vth
Q
+ 1
2 C˜
)
dQ (5.17)
The solutions of equations (5.16) and (5.17) are given in appendix A. Instead of solving the
complex integral (5.9), QS could also be obtained through the following relation (based on the
charge conservation law), which leads exactly to the same result:
QS = QC −QD. (5.18)
It should be noted that when Vds = 0 V, the numerator and the denominator of the
expressions for the charges become zero. This fact will obviously cause numerical problems
which must be overcome. A possible solution is to switch to the asymptotic value of the gate
charge as Vds approaches zero. The total charges at source and drain have then half of the
negative magnitude of the total gate charge [63].
QG(Vds = 0 V) = Wch Lg Qs (5.19)
QC(Vds = 0 V) = −QG(Vds = 0 V) (5.20)
QD(Vds = 0 V) =
−QG(Vds = 0 V)
2 (5.21)
QS(Vds = 0 V) =
−QG(Vds = 0 V)
2 (5.22)
Figure 5.2 shows the terminal charges plotted versus the drain voltage, whereby at Vds = 0 V
the total source/drain charges are equal. In the saturation region these charges stay constant
with a ratio QD/QS = 40/60, as expected from the linear charge partition method.
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Figure 5.2: Terminal charges of an IM DG n-MOSFET plotted against drain voltage. Param-
eters: Vgs = 1 V, Na = 1015 cm−3, Lg = 100 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Lines
model.
5.3 Capacitance Modeling
As discussed in the beginning of this chapter, the sum of the intrinsic and extrinsic parts
determine the capacitive behavior of the device. Therefore, both parts must be taken into
account in order to arrive at a complete capacitance model.
5.3.1 Intrinsic Capacitances
Only four out of the nine intrinsic capacitances must be calculated directly. The rest of them
can readily be obtained from the relations (5.4) to (5.6). These four capacitances can be
Cgg = +
dQG
dVg
(5.23)
Cdg = −dQD
dVg
(5.24)
Cdd = +
dQD
dVd
(5.25)
Cgd = −dQG
dVd
, (5.26)
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whereby the total terminal charges are differentiated with respect to the corresponding voltage.
The remaining capacitances are then calculated to:
Cgs = Cgg − Cgd (5.27)
Cds = Cdd − Cgd (5.28)
Css = Csd − Csg (5.29)
Csg = Cgg − Cdg (5.30)
Csd = Css − Csg. (5.31)
Given that the source terminal is used as the reference for the potentials, only six intrinsic
capacitances exist, namely Cgg, Cdg, Csg, Cdd, Cgd and Csd.
To avoid numerical instability when the drain voltage Vds = 0 V, one could switch to the
asymptotic value of the corresponding capacitance [63, 64]. If Vds is zero, the gate-channel
capacitance is constant along the channel. Since there is no difference between the source and
drain potential, the quasi-Fermi level is constant throughout the entire device and the gate
charge density equals to the channel charge density, wherefore by using Eq. (5.11), Cgg will
equal:
Cgg(Vds = 0 V) = Wch Lg · ∂Qs
∂Vs
= Wch Lg ·
(
α˜ Vth
Qs
+ 1
2 C˜
)−1
. (5.32)
Therefore, when Vds = 0 V, the rest of the intrinsic capacitances can be computed to [147]:
Cgg(Vds = 0 V) = 2Cgd = 2Cdg = 2Cgs = 2Csg = −6Cds = −6Csd = 3Css = 3Cdd (5.33)
5.3.2 Extrinsic Capacitances
The extrinsic capacitive part (Cext) is described by the bias dependent gate overlap and inner
fringing capacitance Cov and Cif , respectively, as well as an outer fringing capacitance Cof (see
Fig. 5.1).
Cext = 2 · (Cov(Vg) + Cif (Vg) + Cof ) (5.34)
The outer fringing capacitance can be modeled using the relation given in [22]:
Cof =
ε0 εox
pi/2 ln
(
1 + Tgate
Tox
)
, (5.35)
where Tgate is the thickness of the gate. Cof is independent of the applied bias and it was
shown that it becomes very significant for short-channel devices [142]. In contrast, modeling
the inner fringing capacitance requires some more attention since it is a direct function of Vg.
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A model which takes into account this bias dependence was presented in [142]. Cif between
the gate and source regions is defined as:
Cif = Cif,max · exp
[
−
(
Vgs − Vfb − φT /2
3φT /2
)2]
, (5.36)
where Cif,max is treated as an adjustable parameter. Depending on the applied gate voltage,
the device operates in depletion or accumulation. In between both operating regimes Cif takes
its maximum value, given by Cif,max. At very small or large Vgs the inner fringing capacitance
tends towards zero, because an inversion layer is build up which electrically disconnects the
channel side fringing components.
The gate overlap capacitance between gate and source was modeled by [142], where Ld and
δ represent the gate overlap region and an adjustable parameter which depends on the channel
doping concentration, respectively.
Cov = Cox
(
Ld
1− δ · V ∗
)
. (5.37)
In order to make the bias dependent overlap capacitance converging to its maximum value, a
smoothing function is introduced.
V ∗ = Vgs − 0.5 · Vgs − 0.5
√
Vgs
2 + 0.05, (5.38)
whereby, the value 0.05 describes a parameter which controls the transition from the subthreshold
to above threshold regime. Well above threshold, V ∗ tends towards zero, wherefore Cov ≈
WchCox Ld, as expected [74]. Cov decreases with Vgs (compare with Eq. (5.37)) and is
approximatively zero well below threshold. Fig. 5.3 illustrates the behavior of Cif and Cov
plotted against Vgs.
The complete model for the extrinsic capacitances between gate and source, which must be
added to the intrinsic part, is calculated to:
Cext,gs = 2 ·Wch
[
Cox
(
Ld
1− δ · V ∗
)
+ Cif,max · exp
[
−
(
Vgs − Vfb − φT /2
3φT /2
)2]
+ε0 εox
pi/2 ln
(
1 + Tpoly
Tox
)]
. (5.39)
Likewise, the extrinsic capacitance between the gate and drain (Cext,gd) can be calculated by
replacing Vgs with Vgd = Vg − Vd in equations (5.36) to (5.39). The expressions Cext,gs and
Cext,gd are then added to the expressions of the intrinsic capacitances Cgs, Csg and Cgd, Cdg,
respectively.
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Figure 5.3: Inner fringing and gate overlap capacitance of an IM DG n-MOSFET. Parameters:
Vds = 0.05 V, Vgs = −0.2 V to 1.2 V, Na = 1015 cm−3, Lg = 100 nm, Lsd = 10 nm, Tch = 10 nm,
Tox = 2 nm. In this example Ld was set to 1 nm. Lines model.
5.4 AC Model Validation and Discussion
The following figures show the behavior of the capacitances of inversion mode and junctionless
DG MOSFETs. The capacitances are shown in absolute values and are normalized by (2 ·
Wch Lg Cox). The adjustable parameters for the calculation of the extrinsic capacitances are
kept constant in all cases ,i.e. Ld = 3 nm, δ = 0.1 and Cif,max = 3 · 10−14 F. The outer fringing
capacitance Cof is calculated to zero due to the ideal device structure, where the gate electrodes
are directly placed on top of the insulator without using any gate stack (Tgate = 0 nm). The
AC model is compared versus numerical 2-D TCAD Sentaurus simulation data [34]. To ensure
that the quasi-static condition holds, the frequency in the simulations is set to f = 1 MHz. The
devices under investigation have various channel lengths, whereby Wch = 1µm. The simulations
are done at T = 300 K, using a standard drift-diffusion transport model. QEs are neglected
and a constant mobility µ = 100 cm2/Vs is assumed in the simulations and in the model.
5.4.1 Capacitances in Inversion Mode DG MOSFETs
Figure 5.4 shows the capacitances of an inversion mode DG MOSFET with a gate length equal
to its width (Lg = Wch = 1µm). The n-type source/drain doping is Nsd = 1 · 1020 cm−3.
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Figure 5.4: Normalized capacitances (absolute values) of the IM DG MOSFET. (a) Vds = 0 V
and (b) Vds = 1 V with: Na = 1 · 1015 cm−3, Lg = 1000 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm.
Symbols TCAD; lines model.
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The investigations are done for two cases: (a) zero drain voltage, where the capacitance is
described by its asymptotic value and (b) high drain voltage. A very good agreement can be
observed between the analytical model and the reference data. In part (b) of Fig. 5.4, the
capacitances Cdd, Csd and Cgd are related to the right y-axis, using a smaller scale to detail
their behavior.
By decreasing the channel length down to Lg = 100 nm, the model still matches well the
TCAD data. At zero drain voltage (Fig. 5.5), the asymptotic value of the capacitances describes
the capacitive behavior of the MOSFET sufficiently accurate. By investigating the subthreshold
characteristics, it is obvious that the extrinsic capacitances must be taken into account in order
to have a complete model. If the extrinsic parts would have been neglected, the capacitances
would be zero in the subthreshold operating regime. Additionally, the extrinsic capacitances’
gate bias dependency is well predicted by the model. The model predicts the capacitive behavior
for high drain bias (Fig. 5.6) that is accurate enough except for some minor deviations around
VT .
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Figure 5.5: Normalized capacitances (absolute values) of the IM DG MOSFET. Vds = 0 V with:
Na = 1 · 1015 cm−3, Lg = 100 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols TCAD; lines
model.
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Figure 5.6: Normalized capacitances (absolute values) of the IM DG MOSFET. Vds = 1 V with:
Na = 1 · 1015 cm−3, Lg = 100 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols TCAD; lines
model.
At very short channel sizes the developed AC model reaches its limits. At Vds = 0 V, the
model gives acceptable results compared to the simulation data (Fig. 5.7(a)). At high Vds (Fig.
5.7(b)) the modeled capacitive characteristics are correctly predicted for below threshold voltage.
However, the model needs additional improvements for above threshold voltage (recalling that
the drain current was shown to be in good agreement with TCAD data over the entire operating
regime; compare with section 4.7.2). The increased impact of the drain depletion region onto the
channel and in particular onto the total charges at the source modifies the capacitive behavior
of the device. In particular, effects like the intersection of the source-gate and drain-gate
capacitance curves, at some gate voltage, is not covered by the model. This might be due
to the fact that the linear charge partition method does not hold for channel sizes where
multidimensional effects cannot be ignored. A possible way to overcome these challenges is
to use the conformal mapping technique for modeling the capacitances in such short-channel
devices, as done in [148]. Their model was shown to compare well with the simulation data.
But unfortunately, they did not present model results for high drain voltages, which is the
crucial part as can be seen from Fig. 5.7(b).
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Figure 5.7: Normalized capacitances (absolute values) of the IM DG MOSFET. (a) Vds = 0 V
and (b) Vds = 1 V with: Na = 1 · 1015 cm−3, Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm.
Symbols TCAD; lines model.
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5.4.2 Capacitances in Junctionless DG MOSFETs
In the next figures the results for the different capacitances for the junctionless DG MOSFET
are detailed for two different channel lengths (Lg = 1µm and 100 nm), as a function of the gate
voltage. The drain voltage is set to 0 V and to 1 V, whereby the channel doping concentration is
equal to Nd = 1 · 1019 cm−3. The n-type source/drain doping is unchanged Nsd = 1 · 1020 cm−3.
Figure 5.8 shows the capacitances at zero drain voltage. The capacitances are described by
their asymptotic value (compare with Eq. 5.33). First, the characteristic S-shape, typical for JL
devices, is clearly visible. It arises due to the transition from the depletion to the accumulation
regime (volume to surface conduction) where the effective gate capacitance is described by
Ceff and Cox, respectively. Second, some deviations between the model and the TCAD data
can be noticed in the partly depleted regime of the JL device, which is VT < Vgs < Vfb. These
deviations might be owed to the non-quadratic Q-V relationship which is used in the developed
model (as it was described in [98]). However, by focusing on the same capacitances at high
Vds = 1 V, one can observe a better agreement between both the model and the simulation
data.
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Figure 5.8: Normalized capacitances (absolute values) of the JL DG MOSFET. Vds = 0 V with:
Nd = 1 · 1019 cm−3, Lg = 1000 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols TCAD; lines
model.
The capacitances of the same device at Lg = 100 nm are shown in Figs. 5.10 and 5.11. The
model shows some inaccuracies in the partly depleted operating regime at Vds = 0 V.
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Figure 5.9: Normalized capacitances (absolute values) of the JL DG MOSFET. Vds = 1 V with:
Nd = 1 · 1019 cm−3, Lg = 1000 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols TCAD; lines
model.
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Figure 5.10: Normalized capacitances (absolute values) of the JL DG MOSFET. Vds = 0 V
with: Nd = 1 · 1019 cm−3, Lg = 100 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols TCAD;
lines model.
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Figure 5.11: Normalized capacitances (absolute values) of the JL DG MOSFET. Vds = 1 V
with: Nd = 1 · 1019 cm−3, Lg = 100 nm, Lsd = 10 nm, Tch = 10 nm, Tox = 2 nm. Symbols TCAD;
lines model.
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CHAPTER 6
Quantization Effects in Nanoscale DG MOSFETs
This chapter focuses on the performance of nanoscale junctionless and inversion mode double-
gate MOSFETs regarding quantization effects (QEs). The study is performed using the
2-D analytical model approach presented in chapter 4, and an extension for the inclusion
of carrier quantization effects. The model itself is physics-based, predictive and valid in all
operating regimes. Important device characteristics such as the drain-induced barrier lowering,
subthreshold slope, the Ion/Ioff ratios and continuity of the drain current Ids at derivatives of
higher-order (up to third-order) are in focus and discussed. The model is compared against
2-D numerical simulation results from TCAD Sentaurus [34]. To stand the pace with recent
ITRS requirements for future CMOS technology [21], devices with a minimum channel length
of 16 nm and channel thicknesses down to 3 nm are targeted. The performances of both device
types will be compared and investigated. The purpose of this chapter is to gain knowledge
about the device’s performance at such aggressively scaled dimensions. In order to support the
technology development and optimization and to reduce time and costs, the development of
compact models which account for carrier quantization effects, in particular for such devices, is
an urgent task.
6.1 Modeling of Carrier Quantization Effects
The aggressive scaling of nowadays MOSFETs requires ultra-thin oxides and high channel
doping levels for minimizing the drastic increase of short-channel effects. The direct consequence
is a strong increase of the electric field at the silicon-to-oxide interface, which creates a steep
potential well. Therein the carrier energy is quantized, wherefore the charge carriers are confined
in a vertical direction in a quantum well. This effect gives rise to a splitting of the energy levels
into sub-bands. The lowest of the allowed energy levels in the well does therefore not coincide
with the bottom of the conduction or the top of the valence band (see Fig. 6.1) [149–151].
In DG MOSFETs this potential well is defined by the tow gates. The carriers are confined
due to two main phenomena: 1) strong electric field at the interface leading to electric field-
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induced quantum confinement and 2) structural confinement due to the narrow potential well
defined by the channel thickness [151]. For that reason, not only SCEs such as the VT roll-off,
S degradation and DIBL are to be considered, but also quantization effects if the channel
thickness Tch is in the same order of magnitude as the de Broglie wavelength of the charge
carriers. This usually happens for Tch < 10 nm [31].
In order to account for QEs in such structures, a quantization correction term for both the
JL and the IM DG MOSFET must be considered in the calculations. In the following, the
main focus is on the threshold voltage VT and the 2-D integral mobile charge density Qm,2D,
which are given by equation (4.58) and (4.67), respectively, since these parameters are mainly
affected by carrier quantization effects. A previous comparison between the classical and the
quantum approach clearly showed that, QEs must be taken into account in order to obtain a
correct and predictive compact model for such devices [90].
The VT correction term for the IM device is calculated from the distance of the first sub-band
from the conduction band in an infinite potential well (assuming a flat bottom potential energy)
[28].
∆EQ(IM) =
h2
8me Tch2
, (6.1)
where h is Planck’s constant and me = 0.916 ·m0 is the longitudinal effective mass of electrons
(with m0 = 9.11 · 10−31 kg).
Contrary, it was shown that quantization effects in JL devices cannot be treated in the same
manner, since in subthreshold region their channel is fully depleted, which leads to a bent
potential in their cross-section [90]. Here, QEs are considered by decoupling Schroedinger’s
equation from Poisson’s equation in subthreshold region and by neglecting the mobile charges.
Schroedinger’s equation is then solved for two extreme cases.
1. Large Tch: the system behaves like a quantum harmonic oscillator (QHO) and the discrete
sub-band energy is mainly confined between the bent conduction band and boundaries.
The effective-mass approximation is applied.
2. Small Tch: the discrete sub-band energy is mainly confined between the side potential
barriers. This makes the system behave like a quantum well (QW) surrounded by high
potential barriers including a bottom perturbation potential (PP). The PP is obtained
from the first-order of the time-independent perturbation theory [66].
For these two cases one obtains the following relations [90]:
∆EQ(JL),QHO =
(
(n− 1) + 12
)
h
2pi
√
q2Nd
me εSi
(6.2)
∆EQ(JL),QW+PP =
h2 n2
8me Tch2
+ q
2Nd Tch
2
24 εSi
(
1− 6(npi)2
)
, (6.3)
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where n is the quantum number (n = 1,2,3,...) and Nd is the channel doping concentration
of the JL MOSFET. The transition between both cases can easily be calculated by solving
dEQ(JL),QW+PP /dTch = 0 for a given n and Nd.
Tch,trans =
(
3 εSi h2 n2
q2Ndme a
)1/4
(6.4)
a =
(
1− 6(npi)2
)
(6.5)
Figure 6.1 schematically depicts the band diagram of a JL DG MOSFET, including the
important parameters for the consideration of carrier QEs.
Figure 6.1: The upper figure shows the longitudinal cross-section of a JL DG MOSFET in-
cluding its doping profile. The band diagram from source to drain is schematically drawn below,
whereby the parameter φT is defined by equation (4.57). It should be noted that the Fermi level
in source region lies above the conduction band, due to the high source/drain doping concentra-
tion. The parameter φn represents the difference between the Fermi level Ef and the conduction
band Ec, and ∆EQ,1 between the conduction band Ec and the first discrete sub-band energy
level E1 inside the channel region at the potential barrier. xm represents the position of the
potential barrier inside the channel region (from source-channel junction).
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6.1.1 Quantum Corrected Threshold Voltage
By adapting equations (6.1), (6.2) or (6.3) - depending on the device type and the given channel
thickness - to Eq. (4.58), one gets a quantum corrected threshold voltage model VT,Q. Since
the main conduction mechanism of an IM MOSFET relies on a surface current, VT,Q is defined
in terms of the 2-D surface potential φs. In contrast to the standard IM MOSFET, the main
conduction mechanism in JL MOSFETs relies on a bulk current, wherefore VT,Q is defined in
terms of the 2-D center potential φc instead of the surface potential. VT,Q is then calculated to:
VT,Q(JL/IM) = V ∗g + dVg

(
φT +
(
∆EQ(JL/IM)/q
))
− φ(c/s)(V ∗g )
φ(c/s)(V ∗g + dVg)− φ(c/s)(V ∗g )
 , (6.6)
whereby the parameter φT is approximated by equation (4.57).
6.1.2 Quantum Corrected 2-D Mobile Charge Density
To take into account carrier quantization effects in the 2-D integral mobile charge density
equations (6.1), (6.2) or (6.3) are adapted, wherefore the 2-D quantum corrected integral mobile
charge density Qm,2D,Q (per unit area) for both device types is received.
Qm,2D,Q(JL/IM)
(
VT,Q(JL/IM)
)
= q ni · fQm,2D · exp

(
φs
(
VT,Q(JL/IM)
)
−
(
∆EQ(JL/IM)/q
))
Vth

(6.7)
fQm,2D = exp(gQm,2D) ·
( √
pi Tch/2
2√gQm,2D
)
· erf
{√
gQm,2D
}
(6.8)
gQm,2D = abs
φc
(
VT,Q(JL/IM)
)
− φs
(
VT,Q(JL/IM)
)
Vth
 (6.9)
From Eq. (6.9) one can see that, including QEs in the calculations results in a reduced
number of charge carriers, which is consistent with what is generally expected. From a physical
point of view, the first sub-band is located above the edge of the conduction band Ec, leading
to a smaller number of charge carriers. Or in other words, the first sub-band considered is
located farer away from the electron quasi-Fermi level in the channel region than Ec, giving
rise to the mentioned effect (compare with Fig. 6.1). In order to calculate the drain current
including carrier quantization effects, equation (4.67) from section 4.5 is replaced by Eq. (6.9).
It will be proved that, compared to TCAD simulation data, the simple modification of the
threshold voltage and the 2-D integral mobile charge density returns accurate results. The
developed QE model is therefore verified in all regions of device operation for both the JL and
the IM DG MOSFET.
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6.2 Performance Analysis and Discussions
In this section the model versus the simulation results are presented. A comparison of the
performances of both devices is performed. Important device parameters such as S, DIBL
and the Ion/Ioff ratios are in focus of the discussion. For the JL device a channel doping
concentration Nd = 1019 cm−3 (highly doped) is chosen and for the IM device Na = 1015 cm−3
(lightly doped). All other parameters (structural and electrical) are identical - in the model and
the simulations. As references serve 2-D TCAD Sentaurus simulations with an activated density
gradient model (DGM) to take into account QEs. The following settings are applied to the
simulations and to the model: constant mobility (µ = 100 cm2/Vs), T = 300 K, del Alamo band
gap narrowing model (in case of JL MOSFETs) and a device width of Wch = 1µm. The gate
tunneling current and wave-function penetration into the dielectric are not considered in order
to simplify the issue. For the calculation of QEs we will only focus on the first sub-band, where
most of the charge carriers are confined [151]. Both devices have a 〈100〉 crystal orientation.
By focusing on the following Figures, one can see that the model matches well with the
simulation data for the JL and the IM DG MOSFET. To pinpoint the effect of QEs on both
devices the channel thickness is scaled from 10 nm down to 3 nm, where it can be observed
that the applied quantum models are valid for all presented cases. Through downscaling Tch,
the subthreshold slope and the threshold voltage are strongly affected, as one can see in the
log-scale of Fig. 6.2(a). Additionally, the DIBL is found to be improve significantly. On the
other hand, a decreasing Tch increases the series resistances (since the device’s cross-section area
is reduced), which significantly lowers the maximum current Ion (to be observed in lin-scale).
The Ids − Vds characteristics of the same device are content of Fig. 6.2(b), where the drain
voltage is swept up to 1.2 V for various gate-source voltages. The non-saturating current at high
Vds and Vgs for all addressed channel thicknesses indicates, that SCEs are present. They arise
mainly due to the increased impact of the drain depletion region onto the channel area. Some
minor deviations between the model and the TCAD data for Tch = 10 nm at Vgs = 0.3 V and
0.7 V can be observed, where the simulated results are more linear than the analytical model
characteristics. However, it should be noticed that only the channel thickness was altered to
obtain the results. All other model parameters were kept constant for all setups, as required
for a predictive compact model.
In comparison, Fig. 6.3(a) and Fig. 6.3(b) detail the results of the transfer and output
characteristics of the IM DG MOSFET, respectively. The calculated device parameters of the
model are detailed in Table 6.1. The DIBL is defined by Eq. (4.60) and the slope degradation
factor α by Eq. (4.77).
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Figure 6.2: (a) Ids − Vgs characteristic of the JL DG MOSFET with: Nd = 1019 cm−3, Vds =
0.05 / 1 [V], Lg = 22 nm, Lsd = 10 nm, Tch = var., Tox = 2 nm. (b) Ids − Vds characteristic of the
device shown in (a). Symbols TCAD; lines model.
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Figure 6.3: (a) Ids − Vgs characteristic of the IM DG MOSFET with: Na = 1015 cm−3, all other
parameters are identical to them of Fig. 6.2(a). (b) Ids − Vds characteristic of the device shown in
(a). Symbols TCAD; lines model.
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Device Tch [nm] VT [V] DIBL [mV] S [mV/dev] α [−]
JL 10 -0.036 / -0.176 140 80.1 / 79.7 1.35 / 1.34
IM 10 0.202 / 0.141 61 80.1 / 79.6 1.35 / 1.34
JL 8 0.108 / 0.022 86 72.6 / 72.4 1.22 / 1.22
IM 8 0.211 / 0.165 46 73.0 / 72.4 1.23 / 1.22
JL 5 0.302 / 0.265 37 64.9 / 64.7 1.09 / 1.09
IM 5 0.242 / 0.219 23 65.0 / 64.8 1.09 / 1.09
JL 3 0.409 / 0.395 14 61.6 / 61.5 1.03 / 1.03
IM 3 0.274 / 0.263 11 61.1 / 61.0 1.03 / 1.03
Table 6.1: Extracted electrical parameters from the model for the devices shown in Fig. 6.2(a)
and 6.3(a). With VT , S and α at Vds = 0.05 / 1 [V].
If the electrical parameters of both device types considered are directly compared (see Table
6.1) one finds that, in JL devices:
• VT increases much stronger (VT roll-off) with decreasing Tch compared to their classical IM
counterparts. In general, two reasons contribute to this behavior. First, the contribution
of the last term of Eq. (6.3) which accounts for the PP and where the device’s doping
concentration is taken into account. This is not the case when considering IM devices (Eq.
(6.1)). The term (∆EQ(JL/IM)/q) then has a much bigger influence on the calculations of
VT in Eq. (6.6). Second, the improved electrostatic control over the channel region due to
its smaller cross section in both device types. From a physical point of view, the increase
in VT is the results of the minimized number of charge carriers when QEs are considered
(compare with Eq. (6.9)). Anyway, this effect is not beneficial from the technology point
of view, as the power supply voltages drop to lower levels in state-of-the-art MOSFET
devices.
• The DIBL at Tch = 10 nm is approximately 140 mV compared to 61 mV in the IM device.
As Tch is scaled down, the DIBL in both devices improves significantly. At Tch = 3 nm
this short-channel effect is less pronounced in both transistor types (14 mV compared
to 11 mV). It is interesting to see that, at large channel thicknesses the DIBL in JL
MOSFETs is much worse than in their IM counterparts, but improves quickly when
scaling down Tch.
• The subthreshold characteristics are almost identical with the one in IM devices. Hence,
one can observe a similar behavior for the slope degradation factor α. Both devices show
a near-ideal subthreshold slope S through scaling Tch down to 3 nm. Noticeable is that,
even though QEs come into play the subthreshold characteristics improve largely.
The overall effect when scaling down the channel thickness in the regime where QEs cannot
be neglected is that, the device characteristics approach that of a long-channel device, i.e.,
UNIVERSITAT ROVIRA I VIRGILI 
ANALYTICAL COMPACT MODELING OF NANOSCALE MULTIPLE-GATE MOSFETS. 
Thomas Holtij 
Dipòsit Legal: T 1670-2014
6 Quantization Effects in Nanoscale DG MOSFETs 114
increased VT , better DIBL and S. This happens although devices in the nanoscale regime are
considered here. The reason for this behavior is that, as Tch is reduced the close proximity
of the source/drain depletion regions is widened and the space charge regions are decoupled,
wherefore the center of the device’s channel is depleted of charge carriers - which is comparable
to the behavior of long-channel devices. Or in other words, the general electrical behavior of a
short-channel device with a very small channel thickness is similar to that of a long-channel
device. At the same time, in the case of JL devices (bulk conduction) the effect when scaling
down the channel thickness is more clearly visible, because an effective cross-section area of the
device is approximately proportional to Tch. In the case of IM devices (surface conduction) the
thinner ones almost operate in volume inversion mode, so for these devices the Tch effect is
stronger than for the thicker ones.
To pinpoint the necessity of considering QEs, the current characteristics for a JL DG
MOSFET are presented, whereby the quantum model is switched on or off in both the TCAD
simulator and the analytical model (Fig. 6.4(a) and 6.4(b)). A JL DG MOSFET with
Lg = 16 nm and Tch = 3 nm is targeted. On first sight, the model matches well the simulation
data. Second, the shift in VT ≈ 40 mV (at Tch = 3 nm) and the related change in the current
characteristic, when QEs are switched on or off, prove that one must take into account QEs at
such small channel thicknesses. In addition, the DIBL and S are found to be not affected by
QEs (see Table 6.2). Moreover, their improvement, as discussed previously, is a direct result of
the downscaling channel thickness [152].
Device Tch [nm] VT [V] DIBL [mV] S [mV/dev] α [−]
JL (no QEs) 3 0.36 / 0.31 50 65.7 / 65.3 1.10 / 1.08
JL 3 0.40 / 0.35 50 66.0 / 65.3 1.10 / 1.08
Table 6.2: Extracted electrical parameters from the model for the devices shown in Fig. 6.4(a)
and 6.4(b). With VT , S and α at Vds = 0.05 / 1 [V].
Fig. 6.5(a) details the gate transconductance gm for a 16 nm short-channel device with
Nd = 1019 cm−3 at low and high drain bias. Some discrepancies with the simulated TCAD
data and the model occur in the saturation regime at high Vgs. However, no discontinuities are
observed in the model. Concerning the drain conductance gd, one can observe a fairly good
agreement between the model and the TCAD data over the device’s entire operating regime
(Fig. 6.5(b)). For convenience the second- and third-order derivatives (in absolute values) of
the same device are detailed in Figs. 6.6(a) and 6.6(b), where the model is shown to be still
continuous.
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Figure 6.4: Difference between classical and quantum approach. (a) Ids − Vgs characteristic
of the JL DG MOSFET with: Nd = 1019 cm−3, Vds = 0.05 / 1 [V], Lg = 16 nm, Lsd = 10 nm,
Tch = 3 nm, Tox = 2 nm. (b) Ids − Vds characteristic of the device shown in (a). Symbols TCAD;
lines model.
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Figure 6.5: (a) Gate transconductance gm of the JL DG MOSFET with: Vd = 0.05 / 1 [V],
Nd = 1019 cm−3, Lg = 16 nm, Lsd = 10 nm, Tch = 3 nm, Tox = 2 nm. (b) Drain conductance gd of
the same device with: Vgs = 0.1 V to 1.1 V stepping 0.2 V. Symbols TCAD; lines model.
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Figure 6.6: (a) Second- and (b) third-order derivatives (absolute values) of the transfer charac-
teristics of the device presented in Fig. 6.5(a). Symbols TCAD; lines model.
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To obtain information about the Ion/Ioff performances, their extraction method is presented
as next. Having the aim to find the maximum current ratio within the whole gate voltage
range for both the JL and IM DG MOSFET, a standard CMOS inverter (Fig. 6.7) is consulted,
whereby VDD = 1 V. Depending on the input voltage, the p-MOS or the n-MOS transistor
will be conductive. The voltage drop at the conducting transistor is then assumed to be 0.2 V
and 0.8 V at the other one. The voltage difference is then 0.6 V (∆Vgs), which ensures a safe
switching behavior [153].
Figure 6.7: Standard CMOS inverter with Vgs as input and VOUT as output voltage.
To maintain this safe switching behavior, the mentioned conditions are applied to the model,
wherefore the following relations are obtained (Fig. 6.8). The OFF-current Ioff in this example
is given at Vgs = 0.0 V with Vds = 0.8 V and the ON-current Ion at Vgs = 0.6 V with Vds = 0.2 V.
To get the maximum Ion/Ioff ratio, the points Vg,low and Vg,high are shifted over the whole
gate voltage range while maintaining ∆Vgs = 0.6 V.
Figures 6.9(a) and 6.9(b) show the Ion/Ioff ratios plotted over V˜gs (which is Vgs at extracted
Ion) for various channel thicknesses from Tch = 10 nm down to Tch = 3 nm. On first sight, good
ratios in both devices and for all presented cases are achieved. They are in the range of 1.2 · 106
up to 3.1 · 109, which is indeed very high. Second, it should be noticed that the maximum
ON/OFF-current ratio is not located at a stationary gate voltage, but alters with Tch (a similar
behavior was found for an altering Nd in [153]). For that reason, work function engineering will
be required to adjust the maximum ON/OFF-current ratio to desired values in the operating
regime. Third, the maximum ratios in the IM devices are located slightly above threshold
voltage. Contrary, in the JL devices they are located slightly below VT , which is a results of the
different device physics (see Table 6.3). In JL MOSFETs the main conduction mechanism relies
on a bulk current (volume conduction), wherefore the device turns on earlier, without creating
a surface accumulation layer as it is the case in IM MOSFETs (surface conduction). Equation
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Figure 6.8: The Ion/Ioff ratios of both device types are calculated from their Ids − Vgs charac-
teristics. Parameters: Nd = 1019 cm−3, Vds = 0.2 / 0.8 [V], Lg = 22 nm, Lsd = 10 nm, Tch = 10 nm,
Tox = 2 nm. Symbols TCAD; lines model.
(6.6) is completely consistent with that fact. In addition, reducing the channel thickness is
found to improve the ratios significantly. This is because S improves with decreasing Tch and
since the maximum Ion/Ioff ratios are located around VT , so that the decreased maximum
output current, due to the increasing device resistances, is not of importance here.
Device Tch [nm] VT [V] V˜gs at max.
Ion/Ioff [V]
JL 10 -0.036 / -0.176 -0.27
IM 10 0.202 / 0.141 0.22
JL 8 0.108 / 0.022 -0.1
IM 8 0.211 / 0.165 0.24
JL 5 0.302 / 0.265 0.15
IM 5 0.242 / 0.219 0.28
JL 3 0.409 / 0.395 0.29
IM 3 0.274 / 0.263 0.33
Table 6.3: VT from the model in comparison with V˜gs at maximum Ion/Ioff ratio. With VT at
Vds = 0.05 / 1 [V].
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Figure 6.9: (a) JL DG MOSFET’s, (b) IM DG MOSFET’s Ion/Ioff ratios plotted versus V˜gs.
The dots on the lines mark the value of the maximum ratio achievable for different channel
thicknesses and the corresponding voltage. Lines model.
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By applying the mentioned extraction method also to the simulation data obtained from
TCAD one can observe that, by extracting and reorganizing the maximum Ion/Ioff ratios of
both devices, a direct comparison reveals that JL devices offer higher ratios than IM MOSFETs
(Fig. 6.10). One can see that the model agrees well with the simulation data for all presented
cases. From Tch = 10 nm down to Tch = 3 nm only small mismatches for both devices can
be observed, whereby the predicted ratio is still in the same order of magnitude compared to
TCAD data - keeping in mind that, slightest mismatches between the modeled and simulated
current characteristics would produce large errors in the Ion/Ioff ratios.
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Figure 6.10: Maximum Ion/Ioff ratios for both device types for different channel thicknesses
Tch. Symbols TCAD; lines model.
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CHAPTER 7
Modeling of Nanoscale Junctionless Triple-Gate Nanowire MOSFETs
Compared to its double-gate counterparts the triple-gate MOSFET holds a much better
electrostatic integrity (EI), due to the three gate electrodes, which surround the channel region
of the device. For this reason it is considered as the most promising candidate in future
CMOS technology [26]. Such kind of 3-D devices, which are also called FinFETs, were recently
introduced in Intel’s new microprocessors with codename: "Ivy bridge" [1]. Their channel length
is shrunk down to 22 nm. An example of this device is depicted in Fig. 7.1.
Figure 7.1: TCAD simulation of an ultra-scaled triple-gate nanowire MOSFET. Only half of
the device structure is shown to allow for an insight into the device’s channel region.
In this chapter a modeling extension for 3-D junctionless (JL) triple-gate nanowire (TG-NW)
MOSFETs is presented. The model itself is physics-based and derived in closed-form, based
on the model presented in chapter 4. Important short-channel and carrier quantization effects
are directly taken into account. The model is verified versus TCAD simulation data [34]
and measurement data, which were provide through the "SQWIRE" project, by the LETI in
Grenoble, France. Additionally, important device characteristics such as symmetry around
Vds = 0 V and continuity of the drain current Ids are in focus.
122
UNIVERSITAT ROVIRA I VIRGILI 
ANALYTICAL COMPACT MODELING OF NANOSCALE MULTIPLE-GATE MOSFETS. 
Thomas Holtij 
Dipòsit Legal: T 1670-2014
123 7.1 Device Analysis
7.1 Device Analysis
In this section a brief analysis of the mentioned device’s electrostatic behavior is presented
to the reader. Since junctionless devices have high channel doping concentrations, one might
wonder if their electrical behavior is still similar to that of standard lightly-doped inversion
mode triple-gate MOSFETs, or not. The investigations are done by analyzing a cross-sectional
cut inside the device’s channel center.
At first, the potential distribution inside the channel region is investigated. In Fig. 7.2 the
gate voltage approximatively equals the threshold voltage (Vgs = 0.0 V ≈ VT = −0.03 V). One
can see that the potential has its maximum at the bottom center inside the channel region,
which means that the most leaky path is located there (one should remember that only half
of the device structure is displayed). This behavior is identical to that of junction-based TG
MOSFETs [138].
Figure 7.2: TCAD simulation results for the potential distribution of a JL TG-NW MOSFET,
with Vgs ≈ 0 V ≈ VT . Parameters: Nd = 1 · 1019 cm−3, Vds = 0.05 V, Lg = 22 nm, Lsd = 10 nm,
Tch = 10 nm, Tox = 2 nm, Hch = 9 nm.
As the gate voltage is increased to values well above threshold voltage (Vgs = 0.5 V > VT =
−0.03 V), the potential is almost evenly distributed over the entire channel region (Fig. 7.3).
In this case the device is driven by a current flow in the entire channel cross-section (volume
conduction).
By focusing on the electron current density (electrons are the majority charge carriers) at the
same bias conditions, one can observe that the main current flow starts at the bottom center
inside the device’s channel region (Fig. 7.4), as expected from the previous analysis. And at
larger gate biases the current density is evenly distributed over the entire channel cross-section
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(Fig. 7.5). The outcome of this short analysis allows us to model the 3-D electrostatics in a
similar way as presented in [27], where a lightly doped junction-based FinFET was considered.
Figure 7.3: TCAD simulation results for the potential distribution of a JL TG-NW MOSFET,
with Vgs > VT . Parameters as in Fig. 7.2.
Figure 7.4: TCAD simulation results for the electron current density of a JL TG-NW MOS-
FET, with Vgs ≈ VT . Parameters as in Fig. 7.2.
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Figure 7.5: TCAD simulation results for the electron current density of a JL TG-NW MOS-
FET, with Vgs > VT . Parameters as in Fig. 7.2.
7.2 3-D Potential Modeling Extension
Based on the development process for the double-gate device (chapter 4) an enhanced model
valid for 3-D MOSFET structures, considering an additional top-gate, is presented (see Fig.
7.6) [154]. The new model accounts for 3-D effects in triple-gate structures using the conformal
mapping technique by Schwarz-Christoffel [57], whereby a similar procedure for lightly-doped
junction-based devices was presented in [27]. The starting point is 3-D Poisson’s equation,
which is expressed as:
∆φ(x,y,z) = −ρ(x,y,z)
εSi
. (7.1)
In a very simple way Poisson’s equation can be simplified in order to achieve an analytical
closed-form expression for the potential. The solution of Poisson’s equation is therefore split
into three separate problems. These will be called the source, drain and top-gate related case.
For more detailed information concerning this decomposition strategy the reader is kindly asked
to refer to [27]. Applying this decomposition strategy, the result for the 3-D solution of the
electrostatic potential can be written as:
φ(x,y,z) = φ2D(x,z) + ϕtop(y,z), (7.2)
where φ2D and ϕtop represent the contributions of the decomposed potential problems related to
source/drain and top-gate, respectively. In the following, the contributions of the source/drain-
related cases (φ2D) are expressed in terms of the 2-D surface and center potentials φs/c,2D at
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the potential barrier inside the channel region (equation (4.55) and (4.56), respectively).
The device current below threshold voltage is dominated by a current in the device’s center
and at the silicon-to-oxide interface, at the bottom of the channel region (compare with section
7.1). Therefore, the 3-D surface and center potentials φs,3D and φc,3D, respectively, at the
bottom of the channel and the corresponding gate voltage V ′g = Vgs − Vfb, are then calculated
by adding the contributions of the 2-D solution for source/drain and the electrostatic influence
of the device’s top-gate.
φs/c,3D(V ′g) = φs/c,2D(V ′g) + ϕs/c,top(V ′g) (7.3)
By assuming that the oxide thickness at the side and top of the device are equal, the contributions
of the source/drain-related cases are readily obtained from a parabolically shaped approximation
of the potential (from gate to gate) as [27]:
φs/c,2D(V ′g) = φc,2D(V ′g) +
φbnd(
Tch/2 + T˜ox
)2 · ζ2, (7.4)
φbnd = V ′g − φc,2D(V ′g) (7.5)
T˜ox =
εSi
εox
· Tox. (7.6)
ζ in Eq. (7.4) is set to ζ = Tch/2 and ζ = 0 when calculating the surface and center potential,
respectively. The contribution of the top-gate influence (ϕtop) at surface and center is then
calculated to:
ϕs/c,top(V ′g) = φbnd ·
[1
2
(√
1− (u− iv)2 +
√
1− (u+ iv)2
)
− v
]
. (7.7)
The parameters u and v originate from the conformal mapping technique as:
w = u+ iv = cosh
pi
(
T˜ox +Hch
)
+ i · (z)
2 T˜ox + Tch
 , (7.8)
with z = T˜ox for the surface and z = T˜ox + Tch/2 for the calculation of the center potential.
The complete 3-D potential at surface and center (φs/c,3D) is finally obtained by substituting
the solutions of Eq. (7.4) and (7.7) in (7.3).
The quantum corrected threshold voltage model from Eq. (6.6), which now incorporates the
3-D potential solution, modifies to:
VT,Q = V ∗g + dVg

(
φT +
(
∆EQ(JL)/q
))
− φc,3D(V ∗g )
φc,3D(V ∗g + dVg)− φc,3D(V ∗g )
 , (7.9)
whereby the parameter ∆EQ(JL) is described by Eq. (6.2) and Eq. (6.3), depending on Tch.
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7.3 Mobile Charge Density and Drain Current Model
After calculating the 3-D potential, the mobile charge density in the 3-D structure needs to be
calculated accordingly. If the channel height of the JL TG-NW MOSFET is very large compared
to its channel thickness, the 3-D quantum corrected mobile charge Qm,3D,Q is separated into a
top and bottom charge.
Qm,3D,Q = Qtopm,3D,Q +Q
bot
m,3D,Q (7.10)
Assuming a parabolic potential profile at the potential barrier, at threshold voltage VT,Q
from Eq. (7.9), the mobile charge in the top square of the channel with a height equivalent to
its thickness can be approximated by [155]:
Qtopm,3D,Q(VT,Q) = q ni ·
√
pi Hch · erf
{
1
2
√
ln(f(y = 0))− ln(f(y = Tch))
}
√
ln(f(y = 0))− ln(f(y = Tch))
× f(y = 0) · exp

(
φs,3D (VT,Q)−
(
∆EQ(JL)/q
))
Vth
 . (7.11)
The mobile charge in the remaining part of the device’s channel cross-section (at bottom) is
approximated by a 1-D parabolic function as:
Qbotm,3D(VT,Q) = (Hch − Tch) q ni · f(y = 0) · exp

(
φs,3D (VT,Q)−
(
∆EQ(JL)/q
))
Vth
 , (7.12)
with
f(y) = exp(g(y)) ·
(√
pi Tch/2
2
√
g(y)
)
· erf
{√
g(y)
}
(7.13)
g(y) = abs
(
φc,3D(VT,Q)− φs,3D(VT,Q)
Vth
)(
1−
(
y
Hch
)2)
. (7.14)
If Hch ≈ Tch the total mobile channel charge is expressed by Eq. (7.11), whereby the
influence of Eq. (7.12) vanishes. The mobile charges Qs and Qd at the source and drain end
of the device’s channel region, respectively, are then calculated in the same way as discussed
in section 4.5, by replacing Eq. (4.67) with Eq. (7.10). The final current equation, which is
continuous and valid from depletion to accumulation region, then reads as:
Ids =
µ (Hch + Tch/2)
Lg
Vth α˜ (Qs −Qd) +
(
Qs
2 −Qd2
)
4 C˜
 , (7.15)
where α˜ and C˜ are introduced to account for subthreshold slope degradation and the effect of
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volume conduction in the depletion region, respectively (compare with section 4.6). The drain
current equation of nanoscale TG-NW MOSFETs is defined by the unified charge-based equation
(4.108) of short-channel DG MOSFETs valid in all regions of operation [156], considering that
each half of the top-gate thickness Tch contributes to the side gate of height Hch. Therefore, the
effective channel width of the TG-NW MOSFET is defined as Wch = Hch + Tch/2 [155, 157].
In order to account for mobility degradation effects the carrier mobility µ is expressed in
terms of the normal and lateral gate electric field and additionally, includes velocity saturation
(vsat) effects, whereby vsat is treated as an adjustable parameter [22, 27]. The mobility below
threshold is given as:
µ⊥ =
µ0
1 + θ (Vg,eff − VT,Q) , (7.16)
and the effective mobility is calculated to:
µ = µ⊥(
1 + µ⊥ Vdssvsat Lg
) , (7.17)
whereby the saturation voltage Vdss is given by Eq. (4.92), θ represents the mobility degradation
factor and the effective gate bias Vg,eff is expressed as:
Vg,eff = VT,Q +
 ln
(
1 + exp (C1 (V ′g − VT,Q))
)
ln (1 + exp(C1))
 (7.18)
The values of the low-field mobility µ0 were extracted from [109] and [112], where similar
structures with identical Nd were presented and analyzed. The corresponding, approximated
values are summarized in Table 7.1.
Lg [nm] µ0 |Nd=1·1019 cm−3 µ0 |Nd=2·1019 cm−3
92 105 -
90 - 95
72 80 -
70 - 90
42 50 -
40 - 55
22 40 -
16 30 -
Table 7.1: Low-field mobility values for various Lg and Nd.
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7.4 3-D Model Validation and Discussion
The model is compared versus measurement data, which were provided through the "SQWIRE"
project. The measuring was done by S. Barraud et. al., who is with the LETI in Grenoble,
France. For details about the device fabrication, the reader is kindly asked to refer to [158].
The considered JL TG-NW MOSFET is schematically drawn in Fig. 7.6. The devices under
test have various Lg and Nd. The fabricated gate stack gives an EOT ≈ 1.2 nm and the
source/drain lengths are Lsd = 150 nm. The measuring was done at T = 300 K. In the model,
the del Alamo model for the consideration of band gap narrowing effects is included [34]. So
far, the model does not include the effect of gate-induced drain leakage (GIDL) current.
z
y
Lg
Hch
Tch
Figure 7.6: Illustration of the JL TG-NW MOSFET including its coordinate system. Red lines
represents the source, drain and gate electrode, respectively.
Figure 7.7(a) depicts the transfer characteristics of the JL TG-NW MOSFET. On first sight,
one can see that the model matches well the measurement data from the depletion to the
accumulation region. Important electrical parameters such as the VT , DIBL and S are well
predicted. Here, the DIBL is defined as:
DIBL = VT |Vds=0.05V − VT |Vds=0.9V . (7.19)
By decreasing Lg down to 42 nm, VT slightly rolls-off, as expected (Fig. 7.7(b)). However,
the DIBL is still very low (around 10 mV) and S is insignificantly affected. A similar device
behavior was shown in [158]. Since the model matches well with the measurement data, one
can estimate that the electrical model parameters are identical to the measured ones. Unlike
in DG devices [139], the VT roll-off, through downscaling Lg, is much lower in TG transistors,
due to the increased electrostatic control of the gate electrodes on the device’s channel region
(reduced SCEs).
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Figure 7.7: (a) Transfer characteristics of the JL TG-NW MOSFET with: Nd = 1 · 1019 cm−3,
Vds = 0.05 / 0.9 [V], Lg = 92 / 72 [nm], Lsd = 150 nm, Tch = 10 nm, EOT = 1.2 nm, Hch = 9 nm.
(b) Transfer characteristics of the same device with: Lg = 42 nm. Symbols measurement; lines
model.
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The transfer characteristics of the JL TG-NW MOSFET at an increased Nd = 2 · 1019 cm−3,
for various Lg, are detailed in Fig. 7.8. In logarithmic-scale it can be observed that S is
correctly predicted by the model for both channel lengths and drain voltages. The measurement
data shows some dispersions in that region, but nonetheless they can be used for the verification.
In linear-scale the maximum output current of the model matches well that of the reference
data, which proves the good quality of the model.
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Figure 7.8: Transfer characteristics of the JL TG-NW MOSFET with: Nd = 2 · 1019 cm−3,
Vds = 0.05 / 0.9 [V], Lg = 90 / 70 [nm], Lsd = 150 nm, Tch = 10 nm, EOT = 1.2 nm, Hch = 9 nm.
Symbols measurement; lines model.
A close look at Fig. 7.9 indicates that SCEs are increasing with the reduction of Lg. VT
shifts and the DIBL increases. Even though the subthreshold slope worsens, this effect is still
negligible.
The model is compared versus 3-D TCAD simulations using the same device parameters,
but shorter channel lengths (Fig. 7.10). The subthreshold performance worsens, whereby the
ON-current increases. The model shows some discrepancies at Lg = 16 nm, because in this
case Lg is close to Tch and Hch, which is not covered by the conformal mapping technique
due to the introduced decomposition into source and drain related cases. The calculated
electrical parameters are summarized in Table 7.2. By comparing them it becomes clear that
an increasing Nd does not affect the subthreshold performance and the DIBL of JL TG-NW
MOSFETs significantly.
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Figure 7.9: Transfer characteristics of the JL TG-NW MOSFET. Parameters as in Fig. 7.8
with: Lg = 40 nm. Symbols measurement; lines model.
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Figure 7.10: Transfer characteristics of the JL TG-NW MOSFET. Parameters as in Fig. 7.7(a)
with: Lg = 22 / 16 [nm]. Symbols TCAD; lines model.
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Lg [nm] VT [V] DIBL [mV] S [mV/dec]
92 0.443 / 0.442 1 59.5 / 59.5
90 0.439 / 0.438 1 59.5 / 59.5
72 0.402 / 0.401 1 59.5 / 59.5
70 0.400 / 0.399 1 59.5 / 59.5
42 0.381 / 0.373 8 61.8 / 61.8
40 0.392 / 0.381 11 60.6 / 60.6
22 0.155 / 0.117 38 68,7 / 68.4
16 0.005 / -0.105 110 76.3 / 75.7
Table 7.2: Calculated VT , DIBL and S. With VT and S at Vds = 0.05 / 0.9 [V].
By downscaling Tch to 3 nm, at Lg = 16 nm, one can see that the predicted transfer
characteristics are still in good agreement with the data obtained from 3-D TCAD quantum
simulations (Fig. 7.11). The calculated electrical parameters are VT = 0.33 V / 0.32 V and
S = 62.5 mV/dec and 62.1 mV/dec at Vds = 0.05 / 0.9 V. The DIBL is around 10 mV. By
investigating the gate transconductance gm (Fig. 7.12), one can observe some deviations around
VT between the model and the reference data. Nevertheless, the model accurately predicts the
subthreshold behavior and no discontinuities in Ids can be found.
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Figure 7.11: Transfer characteristics of the JL TG-NW MOSFET with: Nd = 1 · 1019 cm−3,
Vds = 0.05 / 0.9 [V], Lg = 16 nm, Lsd = 150 nm, Tch = 3 nm, EOT = 1.2 nm, Hch = 9 nm.
Symbols TCAD; lines model.
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Figure 7.12: Gate transconductance gm of the device shown in Fig. 7.11. Symbols TCAD; lines
model.
Since symmetry around Vds = 0 V is a key property of compact models, it is addressed in
the following. The model is verified with respect to a source/drain reversal test [78], displaying
the current Ids and its 1st derivative (Fig. 7.13). The results are plotted versus the voltage
Vx, which is asymmetrically biasing the source and drain contacts with Vsource = −Vx and
Vdrain = +Vx, respectively. Even at such extremely scaled dimensions with Lg = 16 nm and
Tch = 3 nm, where short-channel as well as quantization effects play a major role, the drain
current and also its derivative are symmetric in the detailed regime, which proves that the
developed model passes the symmetry test.
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Figure 7.13: Source-drain symmetry test. Drain current Ids and its 1st derivative are plotted
versus Vx for validation. Parameters: Vx = −0.2 V to 0.2 V, Vgs = 1 V, Nd = 1019 cm−3, Lg =
16 nm, Lsd = 150 nm, Tch = 3 nm, EOT = 1.2 nm, Hch = 9 nm.
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CHAPTER 8
Conclusion
An analytical, physics-based and predictive compact model for nanoscale multiple-gate junc-
tionless and inversion mode MOSFETs was developed in this doctoral study. A new drain
current expressions for junctionless MOSFETs was presented, whereby its accuracy was verified
from the depletion to the accumulation region. The developed model is valid in all regions of
device operation and was proved to predict the electrical behavior of most practical present
and future device structures well. The developed model equations are in strong relation to the
device physics, whereby the number of adjustable parameters was kept at a minimum level.
Throughout the thesis the model was compared versus numerical TCAD simulation data [34]
and additionally, in the case of the junctionless triple-gate device, versus measurement data.
Several important physical effects were included in the modeling approach in order to keep
pace with the strong requirements of the ITRS [21].
A charge-based AC model was derived based on the Ward-Dutton partition method and
verified versus numerical TCAD simulation data. It was found that for relatively long channels
this method returns well matching results. But for short-channel devices the predictive ability of
this method diminishes. Additionally, in junctionless devices, it was found that some deviations
occur in their partly depleted operating regime, which might be owed to the non-quadratic Q-V
relationship which was assumed in the developed model.
A performance study for both device types in 2-D was carried out, whereby important device
characteristics such as the drain-induced barrier lowering, subthreshold slope and the Ion/Ioff
ratios were analyzed and discussed. In both device types it was found that: quantization effects
have a strong influence on the threshold voltage and that the subthreshold characteristics were
largely improved through scaling down the channel thickness - even though QEs affected their
performances. The junctionless device provided higher maximum current ratios compared to
its inversion mode counterpart. In addition, the Ion/Ioff ratios were shown to improve largely
through scaling down Tch.
A complete 3-D compact model for nanoscale junctionless triple-gate nanowire MOSFETs
was presented. The predictive ability of the analytical and physics-based model was proved for
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several cases, such as different doping profiles and levels, device dimensions and electrical setups.
No structural fitting was used in the model, i.e. the structural model parameters equaled the
values given by the fabricated devices. The low-field mobility was not fitted, but extracted
from state-of-the-art publications and adapted to the model. Only the mobility degradation
factor, the saturation velocity of the charge carriers and the flat-band voltage were adjusted to
match the reference data. The threshold voltage, the DIBL and the subthreshold slope were
shown to be correctly predicted by the model. Additionally, continuity of the drain current
was demonstrated by showing the derivatives up to third-order. The 3-D model passed the
symmetry test, which is a key property for compact models. Carrier quantization effects were
taken into account in a very simple way by introducing a quantum correction term in the
threshold voltage and the mobile charge density expression.
Limitations of the Model
In order to find a closed-form solution for the electrostatics and the drain current, some
simplifications were introduced to the analytical model. Therefore, it is limited to some range
of validity. This is for example if the oxide thickness becomes very thick, wherefore the
approximation of a linear potential drop in that area fails. Likewise, if the channel length
becomes comparable to its height the decomposition of the four-corner structure into source
and drain related cases fails as well. However, this case is not desired in today’s, or future
devices as a proper device operation would be jeopardized. Another point is that the current in
junctionless devices was described by a quadratic Q-V dependency in the partly depleted region
in [88], which is not taken into account in the developed model. This quadratic dependency was
shown to significantly impact the double-gate device’s electrical behavior if the channel thickness
and at the same time its doping concentration is large (≥ Tch = 20 nm and Nd = 2 · 1019 cm−3).
Also, concerning the junctionless’ dynamic operation mode, the quadratic Q-V relation should
be taken into account in order to predict its capacitive behavior more precisely [98].
Future Prospects
So far, the developed model does not take into account effects like: temperature variations,
ballistic transport mechanisms, gate-induced drain leakage currents or the effect of the parasitic
source/drain access resistances. Additionally, a Verilog-A implementation for circuit simulators
is still to be done. These subjects are part of the future work.
Since an IC is generally specified to be functional in a certain temperature range (i.e. -50°C
to +125°C), the modeling of temperature effects is of great importance. Temperature affects
a lot of different device parameters such as the band gap energy Eg, which decreases as the
temperature increases. The threshold voltage is temperature dependent since it is a function of
the flat-band voltage, the Fermi potential and others, which again depend on T . The mobility
in semiconductor devices is a strong function of T and therefore, the drain current Ids, which
varies according to the ambient temperature and self-heating effects inside a MOSFET [22].
UNIVERSITAT ROVIRA I VIRGILI 
ANALYTICAL COMPACT MODELING OF NANOSCALE MULTIPLE-GATE MOSFETS. 
Thomas Holtij 
Dipòsit Legal: T 1670-2014
8 Conclusion 138
In long-channel MOSFETs the charge carriers experience a lot of scattering events, which
decrease the drain current when they are traveling through the channel region. In this case the
drain current can be described by a drift-diffusion transport mechanism. In nanoscale MOSFETs
with channel lengths less than 50 nm, the relaxation times of the carriers indicate that the
drain current will have an intermediate character between drift-diffusion and ballistic/quasi-
ballistic transport [23]. Or in other words, a significant fraction of the charge carriers traverse
the channel region without undergoing scattering events. This ballistic component is expected
to increase with further down scaling and to dominate over the drift-diffusion component in
devices with channel lengths shorter than 30 nm [159, 160].
The minimization of the MOSFET’s off-state leakage current is an important issue, in
particular for low-power circuit applications. A large component of the off-state leakage current
originates from the gate-induced drain leakage (GIDL) current. It is caused by a band-
to-band tunneling effect in the drain region underneath the gate. If a large gate to drain bias
is applied, the band bending in that area, near the silicon-to-oxide interface, enables valence
band electrons to tunnel into the conduction band. Because the voltage required to cause this
band-to-band tunneling decreases with the gate oxide thickness, this leakage current imposes a
constraint for gate oxide thickness scaling [161].
As the ITRS predicts shrinking devices sizes, down to Lg = 16 nm, the parasitic source
and drain access resistances become an important fraction of the device’s total resistance.
Therefore, these parasitic resistances must be taken into account as they are one of the major
factors limiting the overall performance of scaled MOSFETs [22].
Finally, the developed model is to be implemented into a circuit simulator. This is preferably
done using the hardware description language (HDL) Verilog-A, which has become a standard
in the field of circuit simulator models. The most challenging part will be the translation and
implementation of the developed potential solution, which contains complex functions. So far,
such complex functions are not recognized by Verilog-A, wherefore a work around is mandatory.
Additionally, the efficient and accurate reproduction of Lambert’s W-function is of importance,
since it is decisive for the calculation of the charge densities at the source and the drain end of
the channel region and therefore, is strongly linked to the drain current of the device.
For upcoming nanoscale MOSFET generations with extremely high package densities and
at the same time, the demand for high performances, it will be of great importance to gain
knowledge about the device’s electrical behavior. In particular, the correct treatment of short-
channel as well as new physical effects, such as charge carrier quantization, is crucial. For that
reason, this topic is target of up-to-date worldwide research, which must be pushed with special
emphasis. The developed 2-D and 3-D predictive compact models for junction-based and the
newly introduced junctionless MOSFET is in fact an important contribution to the continuous
development process in that field.
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APPENDIX A
Equation Package
The solution for the total channel charge QC (Eq. (5.12)) is:
QC =
Wch
2 µ
Ids
(
Qd
3
6 C˜
− Qs
3
6 C˜
+ Qd
2 Vth α˜
2 −
Qs
2 Vth α˜
2
)
. (A.1)
The solution for the total charge at drain QD (Eq. (5.16)) is:
QD = −Wch
3 µ2
Ids
2 Lg
(
Qd
3Qs
2
24 C˜2
− Qs
5
60 C˜2
− Qd
5
40 C˜2
− Qd
3 Vth
2 α˜2
3 −
Qs
3 Vth
2 α˜2
6
− 3Qd
4 Vth α˜
16 C˜
− 5Qs
4 Vth α˜
48 C˜
+ Qd
2Qs Vth
2 α˜2
2 +
Qd
2Qs
2 Vth α˜
8 C˜
+ Qd
3Qs Vth α˜
6 C˜
)
, (A.2)
and the integral solution for the total charge at drain QS (Eq. (5.17)) is:
QS =
Wch
2 µ
Ids
(
Qd
3
6 C˜
− Qs
3
6 C˜
+ Qd
2 Vth α˜
2 −
Qs
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+ Qd
3 Vth
2Wch α˜
2 µ
3 Id Lg
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3 Vth
2Wch α˜
2 µ
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16 C˜ Id Lg
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− Qd
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2 µ
2 Id Lg
− Qd
2Qs
2 VthWch α˜ µ
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− Qd
3Qs VthWch α˜ µ
6 C˜ Ids Lg
)
, (A.3)
whereby the integration of QD and QS was carried out using the software Matlab [162].
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